OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] [t80/] [trunk/] [sim/] [rtl_sim/] [bin/] [compile.do] - Rev 47

Compare with Previous | Blame | View Log

vcom ../../../rtl/vhdl/T80_Pack.vhd
vcom ../../../rtl/vhdl/T80_MCode.vhd
vcom ../../../rtl/vhdl/T80_ALU.vhd
vcom ../../../rtl/vhdl/T80_Reg.vhd
vcom ../../../rtl/vhdl/T80.vhd
vcom ../../../rtl/vhdl/T80a.vhd
vcom ../../../rtl/vhdl/T80s.vhd
vcom ../../../rtl/vhdl/T16450.vhd
vcom ../../../rtl/vhdl/SSRAM2.vhd
vcom ../../../bench/vhdl/MonZ80.vhd
vcom ../../../rtl/vhdl/DebugSystem.vhd -93
vcom ../../../bench/vhdl/ROM80.vhd
vcom ../../../bench/vhdl/StimLog.vhd -93
vcom ../../../bench/vhdl/AsyncLog.vhd -93
vcom ../../../bench/vhdl/AsyncStim.vhd -93
vcom ../../../bench/vhdl/SRAM.vhd -93
vcom ../../../bench/vhdl/TestBench.vhd -93
vcom ../../../bench/vhdl/DebugSystem_TB.vhd -93

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.