URL
https://opencores.org/ocsvn/t80/t80/trunk
Subversion Repositories t80
[/] [t80/] [trunk/] [sim/] [rtl_sim/] [bin/] [compile.do] - Rev 47
Compare with Previous | Blame | View Log
vcom ../../../rtl/vhdl/T80_Pack.vhdvcom ../../../rtl/vhdl/T80_MCode.vhdvcom ../../../rtl/vhdl/T80_ALU.vhdvcom ../../../rtl/vhdl/T80_Reg.vhdvcom ../../../rtl/vhdl/T80.vhdvcom ../../../rtl/vhdl/T80a.vhdvcom ../../../rtl/vhdl/T80s.vhdvcom ../../../rtl/vhdl/T16450.vhdvcom ../../../rtl/vhdl/SSRAM2.vhdvcom ../../../bench/vhdl/MonZ80.vhdvcom ../../../rtl/vhdl/DebugSystem.vhd -93vcom ../../../bench/vhdl/ROM80.vhdvcom ../../../bench/vhdl/StimLog.vhd -93vcom ../../../bench/vhdl/AsyncLog.vhd -93vcom ../../../bench/vhdl/AsyncStim.vhd -93vcom ../../../bench/vhdl/SRAM.vhd -93vcom ../../../bench/vhdl/TestBench.vhd -93vcom ../../../bench/vhdl/DebugSystem_TB.vhd -93
