OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] [t80/] [trunk/] [syn/] [xilinx/] [bin/] [t80debugxr_leo.pin] - Rev 47

Compare with Previous | Blame | View Log

#NET "clk" TNM_NET = "clk";
#TIMESPEC "TS_clk" = PERIOD "clk" 20 ns HIGH 50%;

NET "Clk" LOC = "P77";
NET "Reset_n" LOC = "P152";
NET "NMI_n" LOC = "P135";
NET "RXD0" LOC = "P89";
NET "TXD0" LOC = "P94";
NET "RXD1" LOC = "P98";
NET "TXD1" LOC = "P96";
NET "DTR1" LOC = "P82";
NET "OE_n" LOC = "P31";
NET "WE_n" LOC = "P17";
NET "RAMCS_n" LOC = "P36";
NET "ROMCS_n" LOC = "P14";
NET "PGM_n" LOC = "P9";
NET "A(0)" LOC = "P42";
NET "A(1)" LOC = "P37";
NET "A(2)" LOC = "P35";
NET "A(3)" LOC = "P33";
NET "A(4)" LOC = "P30";
NET "A(5)" LOC = "P27";
NET "A(6)" LOC = "P23";
NET "A(7)" LOC = "P21";
NET "A(8)" LOC = "P22";
NET "A(9)" LOC = "P24";
NET "A(10)" LOC = "P34";
NET "A(11)" LOC = "P29";
NET "A(12)" LOC = "P18";
NET "A(13)" LOC = "P20";
NET "A(14)" LOC = "P15";
NET "A(15)" LOC = "P16";
NET "A(16)" LOC = "P10";
NET "D(0)" LOC = "P44";
NET "D(1)" LOC = "P46";
NET "D(2)" LOC = "P48";
NET "D(3)" LOC = "P49";
NET "D(4)" LOC = "P47";
NET "D(5)" LOC = "P45";
NET "D(6)" LOC = "P43";
NET "D(7)" LOC = "P41";

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.