OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [or1200r2/] [Makefile] - Rev 42

Go to most recent revision | Compare with Previous | Blame | View Log

or1200:
        cat or1200_alu.v or1200_amultp2_32x32.v or1200_cfgr.v or1200_cpu.v or1200_ctrl.v or1200_dc_fsm.v or1200_dc_ram.v or1200_dc_tag.v or1200_dc_top.v or1200_dmmu_tlb.v or1200_dmmu_top.v or1200_dpram.v or1200_du.v or1200_except.v or1200_freeze.v or1200_genpc.v or1200_gmultp2_32x32.v or1200_ic_fsm.v or1200_ic_ram.v or1200_ic_tag.v or1200_ic_top.v or1200_if.v or1200_immu_tlb.v or1200_immu_top.v or1200_iwb_biu.v or1200_lsu.v or1200_mem2reg.v or1200_mult_mac.v or1200_operandmuxes.v or1200_pic.v or1200_pm.v or1200_qmem_top.v or1200_reg2mem.v or1200_rf.v or1200_rfram_generic.v or1200_sb.v or1200_sb_fifo.v or1200_spram.v or1200_spram_32_bw.v or1200_tpram_32x32.v or1200_tt.v or1200_wb_biu.v or1200_wbmux.v or1200_sprs.v or1200_top.v > or1200_top_ip.v

all: or1200

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.