OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [rtl/] [verilog/] [components/] [or1k_top/] [Makefile] - Rev 18

Compare with Previous | Blame | View Log

ba12_ip:
        cat ../../ba12/rtl/verilog/ba12_top_ip.v ../../debug_if/rtl/verilog/dbg_top_ip.v ../../tap/rtl/verilog/tap_ip.v or1k_top.v > or1k_top_ip.v

or1200_ip:
        cat ../../or1200/rtl/verilog/or1200_top_ip.v ../../debug_if/rtl/verilog/dbg_top_ip.v ../../tap/rtl/verilog/tap_ip.v or1k_top.v > or1200.v

or1200r2_ip:
        cat ../../or1200r2/rtl/verilog/or1200_top_ip.v ../../debug_if/rtl/verilog/dbg_top_ip.v ../../tap/rtl/verilog/tap_ip.v or1k_top.v > or1200r2.v

all: or1200_ip or1200r2_ip ba12_ip

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.