OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [sw/] [uart/] [Makefile] - Rev 52

Compare with Previous | Blame | View Log

include ../support/Makefile.inc
cases = uart-nocache uart-icdc
common = ../support/libsupport.a ../support/except.o

all: $(cases)

uart-nocache: uart.o ../support/reset-nocache.o $(common)
        $(OR32_TOOL_PREFIX)-gcc $(GCC_OPT) $(GCC_LIB_OPTS) -T ../support/orp.ld $? -o $@.or32
        $(OR32_TOOL_PREFIX)-objcopy -O binary $@.or32 $@.bin
        ../utils/bin2hex $@.bin 1 -size_word > $@$(FLASH_MEM_HEX_FILE_SUFFIX).hex
        ../utils/bin2vmem $@.bin > $@.vmem


uart-icdc: uart.o ../support/reset-icdc.o
        $(OR32_TOOL_PREFIX)-gcc $(GCC_OPT) $(GCC_LIB_OPTS) -T ../support/orp.ld $? -o $@.or32 $(common)
        $(OR32_TOOL_PREFIX)-objcopy -O binary $@.or32 $@.bin
        ../utils/bin2hex $@.bin 1 -size_word > $@$(FLASH_MEM_HEX_FILE_SUFFIX).hex
        ../utils/bin2vmem $@.bin > $@.vmem


uart.o: uart.c
        $(OR32_TOOL_PREFIX)-gcc -O2 $(GCC_OPT) $? -c -o $@

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.