OpenCores
URL https://opencores.org/ocsvn/theia_gpu/theia_gpu/trunk

Subversion Repositories theia_gpu

[/] [theia_gpu/] [branches/] [beta_2.0/] [rtl/] [Module_Multiply_Station.v] - Rev 213

Compare with Previous | Blame | View Log

`include "aDefinitions.v"
 
 
/**********************************************************************************
Theia, Ray Cast Programable graphic Processing Unit.
Copyright (C) 2012  Diego Valverde (diego.valverde.g@gmail.com)
 
This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; either version 2
of the License, or (at your option) any later version.
 
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
 
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 
***********************************************************************************/
 
 
module MUL_STATION
(
   input wire Clock,
   input wire Reset,
   input wire [`MOD_ISSUE_PACKET_SIZE-1:0]                   iIssueBus,
   input wire [`MOD_COMMIT_PACKET_SIZE-1:0]                  iCommitBus,
	input wire [3:0]                                          iId,
	output wire [`COMMIT_PACKET_SIZE-1:0]                     oCommitData,
	output wire                                               oCommitResquest,
	input wire                                                iCommitGranted,
	output wire                                               oBusy
 
);
 
wire                           wExeDone;
wire [2:0]                     wExeDoneTmp;
wire                           wRS1_2_ADD_Trigger;
wire [`DATA_ROW_WIDTH-1:0]     wRS1_OperandA;
wire [`DATA_ROW_WIDTH-1:0]     wRS1_OperandB;
wire [`DATA_ROW_WIDTH-1:0]     wResult;
wire [`SCALE_SIZE-1:0]         wScale;
 
ReservationStation_1Cycle RS
(
	.Clock(              Clock                           ),
	.Reset(              Reset                           ),
	.iIssueBus(          iIssueBus                       ),
	.iCommitBus(         iCommitBus                      ),
	.iMyId(              iId                             ),
	.iExecutionDone(     wExeDone                        ),
	.iResult(             wResult                        ),
	.iCommitGranted(     iCommitGranted                  ),
 
	.oSource1(          wRS1_OperandA                   ),
	.oSource0(          wRS1_OperandB                   ),
	.oBusy(              oBusy                           ),
	.oTrigger(           wRS1_2_ADD_Trigger              ),
	.oCommitRequest(     oCommitResquest                 ),
	.oId(              oCommitData[`COMMIT_RSID_RNG]                                ),
	.oWE(              oCommitData[`COMMIT_WE_RNG]                                  ),
	.oDestination(     oCommitData[`COMMIT_DST_RNG]                               ),
	.oScale(            wScale ),
	.oResult(          {oCommitData[`X_RNG],oCommitData[`Y_RNG],oCommitData[`Z_RNG]})
 
);
 
 
 
assign wExeDone = wExeDoneTmp[0] & wExeDoneTmp[1] & wExeDoneTmp[2];
RADIX_R_MUL_32_FULL_PARALLEL MUL0
(
	.Clock(     Clock                   ),
	.Reset(     Reset                   ),
	.A(        wRS1_OperandA[`X_RNG]   ), 
	.B(        wRS1_OperandB[`X_RNG]   ),
	.R(        wResult[`X_RNG]         ),
	.iUnscaled(  ~wScale[`SCALE_SRCR_EN] ),
	.iInputReady( wRS1_2_ADD_Trigger ),
	.OutputReady( wExeDoneTmp[0] )
 
 
);
 
RADIX_R_MUL_32_FULL_PARALLEL MUL1
(
	.Clock(     Clock                   ),
	.Reset(     Reset                   ),
	.A(        wRS1_OperandA[`Y_RNG]   ), 
	.B(        wRS1_OperandB[`Y_RNG]   ),
	.R(        wResult[`Y_RNG]         ),
	.iUnscaled(  ~wScale[`SCALE_SRCR_EN] ),
	.iInputReady( wRS1_2_ADD_Trigger ),
	.OutputReady( wExeDoneTmp[1] )
 
 
);
 
RADIX_R_MUL_32_FULL_PARALLEL MUL2
(
	.Clock(     Clock                   ),
	.Reset(     Reset                   ),
	.A(        wRS1_OperandA[`Z_RNG]   ), 
	.B(        wRS1_OperandB[`Z_RNG]   ),
	.R(        wResult[`Z_RNG]         ),
	.iUnscaled( ~wScale[`SCALE_SRCR_EN] ),
	.iInputReady( wRS1_2_ADD_Trigger ),
	.OutputReady( wExeDoneTmp[2] )
 
 
);
 
endmodule
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.