OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [software/] [emuThor/] [source/] [insn.h] - Rev 35

Compare with Previous | Blame | View Log

// 0x0x = TST
// 0x1x = CMP
// 0x2x = CMPI
// 0x3x = BR
#define RR		0x40
#define ADD			0x00
#define SUB			0x01
#define MUL			0x02
#define DIV			0x03
#define ADDU		0x04
#define SUBU		0x05
#define MULU		0x06
#define DIVU		0x07
#define _2ADDU		0x08
#define _4ADDU		0x09
#define _8ADDU		0x0A
#define _16ADDU		0x0B
#define MOD			0x13
#define MODU		0x17
#define R1		0x41
#define CPUID		0x00
#define REDOR		0x01
#define REDAND		0x02
#define PAR			0x03
#define P1		0x42
#define PAND		0x00
#define POR			0x01
#define PEOR		0x02
#define PNAND		0x03
#define PNOR		0x04
#define PENOR		0x05
#define PANDC		0x06
#define PORC		0x07
#define BITI	0x46
#define ADDUIS	0x47
#define ADDI	0x48
#define SUBI	0x49
#define MULI	0x4A
#define DIVI	0x4B
#define ADDUI	0x4C
#define SUBUI	0x4D
#define MULUI	0x4E
#define DIVUI	0x4F
#define LOGIC	0x50
#define AND			0x00
#define OR			0x01
#define EOR			0x02
#define NAND		0x03
#define NOR			0x04
#define ENOR		0x05
#define ANDC		0x06
#define ORC			0x07
#define ANDI	0x53
#define ORI		0x54
#define EORI	0x55
#define SHIFT	0x58
#define MODI	0x5B
#define MODUI	0x5F
#define SHL			0x00
#define SHR			0x01
#define SHLU		0x02
#define SHRU		0x03
#define ROL			0x04
#define ROR			0x05
#define SHLI		0x10
#define SHRI		0x11
#define SHLUI		0x12
#define SHRUI		0x13
#define ROLI		0x14
#define RORI		0x15
#define LLA		0x6A
#define _2ADDUI	0x6B
#define _4ADDUI	0x6C
#define _8ADDUI	0x6D
#define _16ADDUI	0x6E
#define LDI		0x6F
#define LB		0x80
#define LBU		0x81
#define LC		0x82
#define LCU		0x83
#define LH		0x84
#define LHU		0x85
#define LW		0x86
#define LVWAR	0x8B
#define SWCR	0x8C
#define JSRI	0x8D
#define LWS		0x8E
#define SB		0x90
#define SC		0x91
#define SH		0x92
#define SW		0x93
#define STSET	0x98
#define LDIS	0x9D
#define SWS		0x9E
#define JSRR	0xA0
#define JSRS	0xA1
#define JSR		0xA2
#define RTS		0xA3
#define LOOP	0xA4
#define SYS		0xA5
#define INT		0xA6
#define GRPA7	0xA7
#define MOV			0x00
#define NEG			0x01
#define NOT			0x02
#define ABS			0x03
#define SGN			0x04
#define CNTLZ		0x05
#define CNTLO		0x06
#define CNTPOP		0x07
#define SXB			0x08
#define SXC			0x09
#define SXH			0x0A
#define COM			0x0B
#define ZXB			0x0C
#define ZXC			0x0D
#define ZXH			0x0E
#define MFSPR	0xA8
#define MTSPR	0xA9
#define LVB		0xAC
#define LVC		0xAD
#define LVH		0xAE
#define LVW		0xAF
#define LBX		0xB0
#define LBUX	0xB1
#define LCX		0xB2
#define LCUX	0xB3
#define LHX		0xB4
#define LHUX	0xB5
#define LWX		0xB6
#define SBX		0xC0
#define SCX		0xC1
#define SHX		0xC2
#define SWX		0xC3
#define INC		0xC7
#define TLB		0xF0
#define RTSQ	0xF2
#define RTE		0xF3
#define RTI		0xF4
#define STP		0xF6
#define SYNC	0xF7
#define MEMSB	0xF8
#define MEMDB	0xF9
#define CLI		0xFA
#define SEI		0xFB
#define RTD		0xFC
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.