OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [doc/] [tv80_docs.xml] - Rev 84

Compare with Previous | Blame | View Log

<?xml version="1.0"?>
<!DOCTYPE rfc SYSTEM "rfc2629.dtd">
<?rfc toc="yes"?>
<?rfc private="$Revision: 1.5 $"?>
<?rfc compact="yes"?>
<rfc>
<front>
<title>tv80 Core Documentation</title>
<author initials="G." surname="Hutchison" fullname="Guy Hutchison">
<organization>OpenCores.org</organization>
<address>
<email>ghutchis@opencores.org</email>
</address>
</author>
<date month="October" year="2004" />
<area>General</area>
<keyword>private</keyword>
<keyword>XML</keyword>
<keyword>Extensible Markup Language</keyword>
<abstract><t>
A synthesizable 8-bit microprocessor which is instruction-set compatable
with the Z80, targetted at embedded and system-on-a-chip designs.
</t></abstract>
</front>
<middle>
    <section title="Background">
        <t>The tv80 core was created as a Verilog port of the <xref target="t80">VHDL T80 core</xref>, for use as a maintenence processor inside an ASIC.
            The tv80 has been modified since then for better synthesis
            timing/area results, and to incorporate several bug-fixes.</t>
        <t>The T80, and the tv80 derived from it, attempt to maintain the
            original cycle timings of the Z80, but have radically different
            internal designs and timings.  With its target being ASIC and
            embedded applications, the tv80 does not attempt to maintain
            the original pinout of the Z80.</t>
    </section>

<section title="Core Area and Technology Mapping">
   <t> This section tracks synthesis results in various technologies.  LSI 10K technology is
       used as a baseline because the library ships with Design Compiler.  </t>
  <figure>
  <artwork>
    Component         Clock Speed    Area     Technology (units)
    ================  ===========  ========  =====================
      tv80              33 Mhz     10733      lsi_10k (gates)
      simple_gmii       33 Mhz      1247      lsi_10k (gates)
  </artwork>
  </figure>
    </section>

<section title="TV80 Peripherals">
  <t>The TV80 design includes a number (one, at this point) of peripherals.  These peripherals
      are hardware-synthesizable, but may not be fully tested or functional.</t>
  <section title="Simple GMII Interface">
    <t>This block presents a GMII interface on one side and a TV80 processor interface on
        the other.  The processor-side controls are all mapped into I/O-space.  The block
        can only process a single packet in each direction at one time.  This is only really
        a limitation on the RX side, where any incoming packets will be dropped until the
        processor removes the first packet from the RX buffer.</t>
    <t>The GMII interface is signalling only, and does not support 10/100 operation, half duplex
        mode, flow control, or any other aspects of 802.3.</t>
    <section title="Register Interface">
        <t>This block consumes 3 bits of I/O address space.  The register addresses below are
            relative to the configurable base address of the block, which must be aligned to an
            8-byte boundary.  Registers 0x6 and 0x7 are reserved.</t>
        <section title="Status Register (0x0)">
            <t>Bit 0 of the status register indicates that a packet is available in the RX buffer.
                This bit will be cleared when the last byte of data is read out of the RX buffer.</t>
            <t>Bit 1 is set when the packet in the TX buffer has finished transmitting.  This bit
                will be cleared when the first byte of data of the next packet is written into the
                TX buffer.</t>
            <t>This register is read-only.</t>
        </section>
        <section title="Control Register (0x1)">
            <t>Bit 0 controls sending packets.  When a 1 is written to this bit, the data in
                the TX buffer will be sent as a single packet.</t>
           <t>This register is write-only.</t>
        </section>
        <section title="RX Length Register (Low, 0x2)">
            <t>This register contains the low 8 bits of the length of the packet currently
                residing in the RX buffer.</t>
            <t>This register is read-only.</t>
        </section>
        <section title="RX Length Register (High, 0x3)">
            <t>This register contains the high 8 bits of the length of the packet currently
                residing in the RX buffer.</t>
            <t>This register is read-only.</t>
        </section>
        <section title="RX Data Register (0x4)">
            <t>This register contains the next byte of data in the RX packet buffer.</t>
            <t>This register is read-only.</t>
        </section>
        <section title="TX Data Register (0x5)">
            <t>Writing to this register puts data in the TX packet buffer.  This register does
               not perform bounds checking; it is the program's responsibility not to write more
               data than the size of the TX buffer.</t>
           <t>This register is write-only.</t>
        </section>
    </section>
  </section>
</section>
<section title="Verification Environment">
 <section title="Memory Map">
<t>
Environment memory space is divided into a 32k ROM region and a 32k RAM
region, as follows:

<figure>
<artwork>
  0000-7FFF:  ROM
  8000-FFFF:  RAM
</artwork>
</figure>

<t>Environment I/O space is allocated as follows:</t>

<figure>
<artwork>
  00-0F:  Unused
  10-1F:  Test devices
  20-7F:  Unused
  80-9F:  Environment control
  A0-FF:  Unused
</artwork></figure>
</t>
 </section>
 <section title="Control Registers">
The tv80 environment is controlled by the program under simulation.  The
program can affect the environment through a set of control registers,
which are mapped into I/O space.

  <section title="Simulation control (0x80)">

    <list style="symbols">
     <t>   Write '01' to end simulation with test passed</t>
     <t>   Write '02' to end with test failed</t>
     <t>   Write '03' to turn on dumping</t>
     <t>   Write '04' to turn off dumping</t>
    </list>
  </section>

  <section title="Message output (0x81)">
<t>
        Write characters to this port one at a time.  When the
        newline ('\n', ASCII 0x0A) character is written, the 
        environment will print out the collected string.
</t>
  </section>
  <section title="Timeout control (0x82)">
    <t>
        Bit[0] enables the timeout counter,
        Bit[1] resets the counter to 0.
        Timeout counter defaults to enabled at simulation start.
    </t>
  </section>

  <section title="Max timeout (0x84, 0x83)">
   <t>
        Holds 16-bit timeout value (amount of time in clocks before
        timeout error occurs).
   </t>
  </section>
  <section title="Interrupt countdown (0x90)">
    <t>
        When set, starts a countdown (in clocks) until assertion of
        the INT_N signal.
   </t>
  </section>
  <section title="Checksum value (0x91)">
    <t>This register holds the checksum value of all data
       written to the accumulate register.  The checksum is a simple
       twos-complement checksum, so it can be compared with a CPU-generated 
       checksum.</t>
    <t>This register is readable and writeable.  Writing the register sets
       the current checksum value.</t>
  </section>
  <section title="Checksum accumulate (0x92)">
    <t>This write-only register adds the written value to the value
       contained in the Checksum Value register.</t>
  </section>
  <section title="Increment on read (0x93)">
    <t>This register increments every time it is read, so reading it
       repeatedly generates an incrementing sequence.  It can be reset
       by writing it to a new starting value.</t>
  </section>

 </section>
 <section title="Tool Chain">
     <t>The minimum toolchain required to simulate the tv80 is the
         <xref target="cver">CVer</xref> Verilog simulator, and the
         <xref target="sdcc">SDCC</xref> compiler/assembler/linker.  In
         addition, to run the <xref target="tvs80">tvs80</xref> instruction
         test suite, the <xref target="dosbox">DOSBox</xref> DOS emulator
         is required.
     </t>
 </section>
 <section title="Tests">
   <t>Most of the tests in the tv80 environment are written in C, and should
       be compiled with the <xref target="sdcc">sdcc</xref> compiler.  
   </t>
     <section anchor="tvs80" title="tvs80 test">
      <t>The tvs80 test is different than the rest of the tests, and is 
         written in its own flavor of assembly language.  This test provides
         a fairly comprehensive Z80 instruction test.</t>
      <t>The assembler for this test only runs under DOS.  To assemble
          under Unix/Linux, the <xref target="dosbox">"dosbox" DOS emulator</xref> is required.  A script
         to run the assembler under dosbox, as well as the tvs80.asm source,
         is checked in under the "tests/tvs80" directory.</t>
     </section>
 </section>
</section>
</middle>
<back>
    <references>
        <reference anchor="t80" target="http://www.opencores.org/projects.cgi/web/t80/overview">
            <front>
                <title>VHDL T80 Core</title>
                <author initials="D." surname="Wallner" fullname="Daniel Wallner">
                    <organization>OpenCores.org</organization>
                </author>
            </front>
        </reference>
        <reference anchor="sdcc" target="http://sdcc.sourceforge.net">
            <front>
                <title>Small Device C Compiler</title>
            </front>
        </reference>
        <reference anchor="cver" target="http://www.pragmatic-c.com/gpl-cver">
            <front>
                <title>GPL Cver Simulator</title>
                <author initials="A." surname="Vanvick" fullname="Andrew Vanvick">
                    <organization>Pragmatic C Software</organization>
                </author>
            </front>
        </reference>
        <reference anchor="dosbox" target="http://dosbox.sourceforge.net">
            <front>
                <title>DOSBox</title>
            </front>
        </reference>
    </references>
</back>
</rfc>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.