URL
https://opencores.org/ocsvn/uart16550/uart16550/trunk
Subversion Repositories uart16550
[/] [uart16550/] [trunk/] [sim/] [rtl_sim/] [log/] [uart_interrupts_report.log] - Rev 106
Compare with Previous | Blame | View Log
---------------------------------------------------------------------------Initialization of UART.PASSED!Simulation Time: 621000---------------------------------------------------------------------------Interrupt test.FAILED!Failure message: Bit 5 of LSR register not '1'!.Simulation Time: 5734521200---------------------------------------------------------------------------TEST CASE execution summary:Number of tests PASSED=1Number of tests FAILED=1Simulation End Time: 5834521200---------------------------------------------------------------------------