URL
https://opencores.org/ocsvn/uart16750/uart16750/trunk
Subversion Repositories uart16750
[/] [uart16750/] [trunk/] [doc/] [README] - Rev 2
Go to most recent revision | Compare with Previous | Blame | View Log
==========================================
UART16750 1.0 (C) 2008-2009 Sebastian Witt
==========================================
Description:
Implements a synthesizable 16550/16750 UART core.
Features:
- Full synchronous design
- Pin compatible to 16550/16750
- Register compatible to 16550/16750
- Baudrate generator with clock enable
- Supports 5/6/7/8 bit characters
- None/Even/Odd parity bit generation and detection
- Supports 1/1.5/2 stop bit generation
- 16/64 byte FIFO mode
- Receiver FIFO trigger levels 1/4/8/14/16/32/56
- Control lines RTS/CTS/DTR/DSR/DCD/RI/OUT1/OUT2
- All interrupts sources/modes
Todo:
- Automatic flow control
- Variable character time-out counter
Tests:
A script is used to create a extensive functional stimuli file which
can be used for simulation or real-hardware testing.
The core was synthesized on a Altera Cyclone II, connected to x86
standard hardware and than tested with standard OS drivers from:
- Linux 2.2/2.4/2.6
- Windows 2000/XP/Vista
- *BSD
- *DOS
Files:
uart_16750.vhd: Top level file
uart_receiver.vhd: UART receiver part
uart_transmitter.vhd: UART transmitter part
uart_baudgen.vhd: Baudrate generator
uart_interrupt.vhd: Interrupt register and generation
The FIFO implementation should be replaced for the specific device.
In slib_fifo.vhd is a generic FIFO (for simulation), slib_fifo_cyclone2.vhd
can be used for a Altera Cyclone II.
Rules for FIFO generation with vendor tools:
The top-word is always available at the output (no read-request/delay).
Go to most recent revision | Compare with Previous | Blame | View Log