OpenCores

URL https://opencores.org/ocsvn/uart16750/uart16750/trunk

Subversion Repositories uart16750

[/] [uart16750/] [trunk/] [sim/] [rtl_sim/] [run/] [start_simulation.do] - Rev 23

Go to most recent revision | Compare with Previous | Blame | View Log

perl sim/create_uart_stim.pl > sim/uart_stim.dat
vsim uart_transactor
do sim/tb_uart_wave.do
run

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.