OpenCores
URL https://opencores.org/ocsvn/uart16750/uart16750/trunk

Subversion Repositories uart16750

[/] [uart16750/] [trunk/] [syn/] [Altera/] [CycloneII/] [UART16750.srf] - Rev 17

Compare with Previous | Blame | View Log

{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iFCR uart_16750.vhd(226) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(226): object \"iFCR\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIER_ERBI uart_16750.vhd(234) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(234): object \"iIER_ERBI\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIER_ETBEI uart_16750.vhd(235) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(235): object \"iIER_ETBEI\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIER_ELSI uart_16750.vhd(236) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(236): object \"iIER_ELSI\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIER_EDSSI uart_16750.vhd(237) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(237): object \"iIER_EDSSI\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIIR_PI uart_16750.vhd(240) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(240): object \"iIIR_PI\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIIR_ID0 uart_16750.vhd(241) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(241): object \"iIIR_ID0\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIIR_ID1 uart_16750.vhd(242) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(242): object \"iIIR_ID1\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIIR_ID2 uart_16750.vhd(243) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(243): object \"iIIR_ID2\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iIIR_FIFO64 uart_16750.vhd(244) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(244): object \"iIIR_FIFO64\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iRInRE uart_16750.vhd(306) " "Warning (10036): Verilog HDL or VHDL warning at uart_16750.vhd(306): object \"iRInRE\" assigned a value but never read" {  } { { "../../../rtl/vhdl/uart_16750.vhd" "" { Text "R:/uart16750/rtl/vhdl/uart_16750.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "" 0 0}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.