OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [refman.tex] - Rev 40

Compare with Previous | Blame | View Log

\documentclass{book}
\usepackage[a4paper,top=2.5cm,bottom=2.5cm,left=2.5cm,right=2.5cm]{geometry}
\usepackage{makeidx}
\usepackage{natbib}
\usepackage{graphicx}
\usepackage{multicol}
\usepackage{float}
\usepackage{listings}
\usepackage{color}
\usepackage{ifthen}
\usepackage[table]{xcolor}
\usepackage{textcomp}
\usepackage{alltt}
\usepackage[utf8]{inputenc}
\usepackage{mathptmx}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{sectsty}
\usepackage[titles]{tocloft}
\usepackage{doxygen}
\lstset{language=C++,inputencoding=utf8,basicstyle=\footnotesize,breaklines=true,breakatwhitespace=true,tabsize=8,numbers=left }
\makeindex
\setcounter{tocdepth}{3}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\familydefault}{\sfdefault}
\hfuzz=15pt
\setlength{\emergencystretch}{15pt}
\hbadness=750
\tolerance=750
\begin{document}
\begin{titlepage}
\vspace*{7cm}
\begin{center}
{\Large Uart wishbone slave Documentation }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.0}\\
\vspace*{0.5cm}
{\small Sat May 12 2012 22:28:09}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\chapter{Main Page}
\label{index}\input{index}
\chapter{Namespace Index}
\input{namespaces}
\chapter{Design Unit Index}
\input{hierarchy}
\chapter{Design Unit Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Namespace Documentation}
\input{namespacepkg_definitions}
\chapter{Class Documentation}
\input{class__pkg_definitions}
\input{classbaud__generator}
\input{classtest_baud__generator_1_1behavior}
\input{classtest_uart__control_1_1behavior}
\input{classtest_uart__wishbone__slave_1_1behavior}
\input{classtest_divisor_1_1behavior}
\input{classtest_serial__receiver_1_1behavior}
\input{classtest_serial__transmitter_1_1behavior}
\input{classtest_uart__communication__block_1_1behavior}
\input{classserial__transmitter_1_1_behavioral}
\input{class_s_e_r_i_a_l_m_a_s_t_e_r_1_1_behavioral}
\input{classuart__communication__blocks_1_1_behavioral}
\input{classuart__control_1_1_behavioral}
\input{classdivisor_1_1_behavioral}
\input{classuart__wishbone__slave_1_1_behavioral}
\input{class_i_n_t_e_r_c_o_n___p2_p_1_1_behavioral}
\input{classbaud__generator_1_1_behavioral}
\input{classserial__receiver_1_1_behavioral}
\input{classdivisor}
\input{classicon__pro}
\input{classicon__pro_1_1icon__pro__a}
\input{classila__pro__0}
\input{classila__pro__0_1_1ila__pro__0__a}
\input{class_i_n_t_e_r_c_o_n___p2_p}
\input{classserial__receiver}
\input{classserial__transmitter}
\input{class_s_e_r_i_a_l_m_a_s_t_e_r}
\input{class_s_y_c0001a}
\input{class_s_y_c0001a_1_1_s_y_c0001a1}
\input{classtest_baud__generator}
\input{classtest_divisor}
\input{classtest_serial__receiver}
\input{classtest_serial__transmitter}
\input{classtest_uart__communication__block}
\input{classtest_uart__control}
\input{classtest_uart__wishbone__slave}
\input{classuart__communication__blocks}
\input{classuart__control}
\input{classuart__wishbone__slave}
\chapter{File Documentation}
\input{baud__generator_8vhd}
\input{divisor_8vhd}
\input{_i_n_t_e_r_c_o_n___p2_p_8vhd}
\input{pkg_definitions_8vhd}
\input{serial__receiver_8vhd}
\input{serial__transmitter_8vhd}
\input{_s_e_r_i_a_l_m_a_s_t_e_r_8vhd}
\input{_s_y_c0001a_8vhd}
\input{test_baud__generator_8vhd}
\input{test_divisor_8vhd}
\input{test_serial__receiver_8vhd}
\input{test_serial__transmitter_8vhd}
\input{test_uart__communication__block_8vhd}
\input{uart__communication__blocks_8vhd}
\input{uart__control_8vhd}
\input{uart__wishbone__slave_8vhd}
\printindex
\end{document}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.