OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [Sim_ConfigCommBlocks.wcfg] - Rev 35

Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/uart_block/hdl/iseProject/testUart_communication_block_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="pkgdefinitions" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testuart_communication_block" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="10" />
   <wvobject fp_name="/testuart_communication_block/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/cycle_wait_baud" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cycle_wait_baud[31:0]</obj_property>
      <obj_property name="ObjectShortName">cycle_wait_baud[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/byte_tx" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">byte_tx[7:0]</obj_property>
      <obj_property name="ObjectShortName">byte_tx[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/serial_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">serial_in</obj_property>
      <obj_property name="ObjectShortName">serial_in</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/start_tx" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">start_tx</obj_property>
      <obj_property name="ObjectShortName">start_tx</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/byte_rx" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">byte_rx[7:0]</obj_property>
      <obj_property name="ObjectShortName">byte_rx[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/data_sent_tx" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_sent_tx</obj_property>
      <obj_property name="ObjectShortName">data_sent_tx</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/data_received_rx" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_received_rx</obj_property>
      <obj_property name="ObjectShortName">data_received_rx</obj_property>
   </wvobject>
   <wvobject fp_name="/testuart_communication_block/serial_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">serial_out</obj_property>
      <obj_property name="ObjectShortName">serial_out</obj_property>
   </wvobject>
</wave_config>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.