OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [pins_spartan3EStarterKit.ucf] - Rev 27

Go to most recent revision | Compare with Previous | Blame | View Log

NET "EXTCLK" LOC = "c9"| IOSTANDARD = LVCMOS33 ;

NET "EXTRST" LOC = "n17"| IOSTANDARD = LVCMOS33 ;

NET "byte_out<7>" LOC = "f9"| IOSTANDARD = LVCMOS33 ;
NET "byte_out<6>" LOC = "e9"| IOSTANDARD = LVCMOS33 ;
NET "byte_out<5>" LOC = "d11"| IOSTANDARD = LVCMOS33 ;
NET "byte_out<4>" LOC = "c11"| IOSTANDARD = LVCMOS33 ;
NET "byte_out<3>" LOC = "f11"| IOSTANDARD = LVCMOS33 ;
NET "byte_out<2>" LOC = "e11"| IOSTANDARD = LVCMOS33 ;
NET "byte_out<1>" LOC = "e12"| IOSTANDARD = LVCMOS33 ;
NET "byte_out<0>" LOC = "f12"| IOSTANDARD = LVCMOS33 ;

#NET "data_avaible" LOC = "u17"| IOSTANDARD = LVCMOS33 ;

NET "tx" LOC = "m14"| IOSTANDARD = LVCMOS33 ; #m14

NET "rx" LOC = "r7"| IOSTANDARD = LVCMOS33 ;  #r7
                                

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.