OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [usbDevice/] [syn/] [xilinx/] [usbDeviceXilinxTop/] [usbDeviceXilinxTop.prj] - Rev 43

Go to most recent revision | Compare with Previous | Blame | View Log

verilog work "../../../../RTL/buffers/dpMem_dc.v"
verilog work "../../../../RTL/slaveController/slavecontroller.v"
verilog work "../../../../RTL/slaveController/slaveSendpacket.v"
verilog work "../../../../RTL/slaveController/slaveRxStatusMonitor.v"
verilog work "../../../../RTL/slaveController/slaveGetpacket.v"
verilog work "../../../../RTL/slaveController/slaveDirectcontrol.v"
verilog work "../../../../RTL/slaveController/sctxportarbiter.v"
verilog work "../../../../RTL/slaveController/fifoMux.v"
verilog work "../../../../RTL/slaveController/endpMux.v"
verilog work "../../../../RTL/slaveController/USBSlaveControlBI.v"
verilog work "../../../../RTL/serialInterfaceEngine/writeUSBWireData.v"
verilog work "../../../../RTL/serialInterfaceEngine/usbTxWireArbiter.v"
verilog work "../../../../RTL/serialInterfaceEngine/updateCRC5.v"
verilog work "../../../../RTL/serialInterfaceEngine/updateCRC16.v"
verilog work "../../../../RTL/serialInterfaceEngine/siereceiver.v"
verilog work "../../../../RTL/serialInterfaceEngine/readUSBWireData.v"
verilog work "../../../../RTL/serialInterfaceEngine/processTxByte.v"
verilog work "../../../../RTL/serialInterfaceEngine/processRxByte.v"
verilog work "../../../../RTL/serialInterfaceEngine/processRxBit.v"
verilog work "../../../../RTL/serialInterfaceEngine/lineControlUpdate.v"
verilog work "../../../../RTL/serialInterfaceEngine/SIETransmitter.v"
verilog work "../../../../RTL/buffers/fifoRTL.v"
verilog work "../../../../RTL/buffers/TxFifoBI.v"
verilog work "../../../../RTL/buffers/RxFifoBI.v"
verilog work "../../../../RTL/slaveController/usbSlaveControl.v"
verilog work "../../../../RTL/serialInterfaceEngine/usbSerialInterfaceEngine.v"
verilog work "../../../../RTL/hostSlaveMux/hostSlaveMuxBI.v"
verilog work "../../../../RTL/busInterface/wishBoneBI.v"
verilog work "../../../../RTL/buffers/TxFifo.v"
verilog work "../../../../RTL/buffers/RxFifo.v"
verilog work "../../../RTL/wishboneArb.v"
verilog work "../../../RTL/usbROM.v"
verilog work "../../../RTL/checkLineState.v"
verilog work "../../../RTL/EP1Mouse.v"
verilog work "../../../RTL/EP0.v"
verilog work "../../../../RTL/wrapper/usbSlave.v"
verilog work "pll_48MHz_xilinx.v"
verilog work "../../../RTL/usbDevice.v"
verilog work "../../../RTL/usbDeviceXilinxTop.v"

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.