Subversion Repositories v65c816

library IEEE;
use IEEE.std_logic_1164.all;  -- defines std_logic types
use IEEE.STD_LOGIC_unsigned.all;
use IEEE.STD_LOGIC_arith.all;
 
-- 8 bit register "B" (DBR)
entity br is
  port(    clk:  in STD_LOGIC;
           clr:  in STD_LOGIC;
         fwait:  in STD_LOGIC; 
            ld:  in STD_LOGIC;
           din:  in STD_LOGIC_VECTOR(7 downto 0);
          dout: out STD_LOGIC_VECTOR(7 downto 0)
      );
end br;
 
architecture rtl of br is
signal reg: STD_LOGIC_VECTOR(7 downto 0);
begin
  process(clk)
    begin
      if (clk'event and clk = '1') then
        if fwait = '1' then
          reg <= reg;
        else  
		    if clr = '1' then
			   reg <= "00000000";
			 else 	
            if ld = '1' then
              reg <= din;
            else
              reg <= reg;
            end if;
		    end if;		
        end if;      
      end if;  
  end process;
  dout <= reg;
end rtl;