OpenCores

URL https://opencores.org/ocsvn/vtach/vtach/trunk

Subversion Repositories vtach

[/] [vtach/] [trunk/] [ipcore_dir/] [coregen.cgp] - Rev 2

Compare with Previous | Blame | View Log

SET busformat = BusFormatAngleBracketNotRipped
SET designentry = Verilog
SET device = xc3s1000
SET devicefamily = spartan3
SET flowvendor = Other
SET package = ft256
SET speedgrade = -4
SET verilogsim = true
SET vhdlsim = false

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.