URL
https://opencores.org/ocsvn/vtach/vtach/trunk
Subversion Repositories vtach
[/] [vtach/] [trunk/] [isim/] [vtach_test_isim_beh.exe.sim/] [work/] [m_10201975448097158065_1229413918.c] - Rev 2
Compare with Previous | Blame | View Log
/**********************************************************************/ /* ____ ____ */ /* / /\/ / */ /* /___/ \ / */ /* \ \ \/ */ /* \ \ Copyright (c) 2003-2009 Xilinx, Inc. */ /* / / All Right Reserved. */ /* /---/ /\ */ /* \ \ / \ */ /* \___\/\___\ */ /***********************************************************************/ /* This file is designed for use with ISim build 0xb4d1ced7 */ #define XSI_HIDE_SYMBOL_SPEC true #include "xsi.h" #include <memory.h> #ifdef __GNUC__ #include <stdlib.h> #else #include <malloc.h> #define alloca _alloca #endif static const char *ng0 = "/home/alw/projects/vtachspartan/mainclock.v"; static int ng1[] = {0, 0}; static void Cont_48_0(char *t0) { char *t1; char *t2; char *t3; char *t4; char *t5; char *t6; char *t7; unsigned int t8; unsigned int t9; char *t10; unsigned int t11; unsigned int t12; char *t13; unsigned int t14; unsigned int t15; LAB0: t1 = (t0 + 4120U); t2 = *((char **)t1); if (t2 == 0) goto LAB2; LAB3: goto *t2; LAB2: xsi_set_current_line(48, ng0); t2 = ((char*)((ng1))); t3 = (t0 + 5032); t4 = (t3 + 56U); t5 = *((char **)t4); t6 = (t5 + 56U); t7 = *((char **)t6); memset(t7, 0, 8); t8 = 1U; t9 = t8; t10 = (t2 + 4); t11 = *((unsigned int *)t2); t8 = (t8 & t11); t12 = *((unsigned int *)t10); t9 = (t9 & t12); t13 = (t7 + 4); t14 = *((unsigned int *)t7); *((unsigned int *)t7) = (t14 | t8); t15 = *((unsigned int *)t13); *((unsigned int *)t13) = (t15 | t9); xsi_driver_vfirst_trans(t3, 0, 0); LAB1: return; } static void Cont_49_1(char *t0) { char *t1; char *t2; char *t3; char *t4; char *t5; char *t6; char *t7; unsigned int t8; unsigned int t9; char *t10; unsigned int t11; unsigned int t12; char *t13; unsigned int t14; unsigned int t15; char *t16; LAB0: t1 = (t0 + 4368U); t2 = *((char **)t1); if (t2 == 0) goto LAB2; LAB3: goto *t2; LAB2: xsi_set_current_line(49, ng0); t2 = (t0 + 2488U); t3 = *((char **)t2); t2 = (t0 + 5096); t4 = (t2 + 56U); t5 = *((char **)t4); t6 = (t5 + 56U); t7 = *((char **)t6); memset(t7, 0, 8); t8 = 1U; t9 = t8; t10 = (t3 + 4); t11 = *((unsigned int *)t3); t8 = (t8 & t11); t12 = *((unsigned int *)t10); t9 = (t9 & t12); t13 = (t7 + 4); t14 = *((unsigned int *)t7); *((unsigned int *)t7) = (t14 | t8); t15 = *((unsigned int *)t13); *((unsigned int *)t13) = (t15 | t9); xsi_driver_vfirst_trans(t2, 0, 0); t16 = (t0 + 4936); *((int *)t16) = 1; LAB1: return; } static void Cont_50_2(char *t0) { char *t1; char *t2; char *t3; char *t4; char *t5; char *t6; char *t7; unsigned int t8; unsigned int t9; char *t10; unsigned int t11; unsigned int t12; char *t13; unsigned int t14; unsigned int t15; char *t16; LAB0: t1 = (t0 + 4616U); t2 = *((char **)t1); if (t2 == 0) goto LAB2; LAB3: goto *t2; LAB2: xsi_set_current_line(50, ng0); t2 = (t0 + 2168U); t3 = *((char **)t2); t2 = (t0 + 5160); t4 = (t2 + 56U); t5 = *((char **)t4); t6 = (t5 + 56U); t7 = *((char **)t6); memset(t7, 0, 8); t8 = 1U; t9 = t8; t10 = (t3 + 4); t11 = *((unsigned int *)t3); t8 = (t8 & t11); t12 = *((unsigned int *)t10); t9 = (t9 & t12); t13 = (t7 + 4); t14 = *((unsigned int *)t7); *((unsigned int *)t7) = (t14 | t8); t15 = *((unsigned int *)t13); *((unsigned int *)t13) = (t15 | t9); xsi_driver_vfirst_trans(t2, 0, 0); t16 = (t0 + 4952); *((int *)t16) = 1; LAB1: return; } extern void work_m_10201975448097158065_1229413918_init() { static char *pe[] = {(void *)Cont_48_0,(void *)Cont_49_1,(void *)Cont_50_2}; xsi_register_didat("work_m_10201975448097158065_1229413918", "isim/vtach_test_isim_beh.exe.sim/work/m_10201975448097158065_1229413918.didat"); xsi_register_executes(pe); }