URL
https://opencores.org/ocsvn/vtach/vtach/trunk
Subversion Repositories vtach
[/] [vtach/] [trunk/] [planAhead_run_1/] [vtachspartan.data/] [sources_1/] [fileset.xml] - Rev 2
Compare with Previous | Blame | View Log
<?xml version="1.0"?>
<DARoots Version="1" Minor="16">
<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
<Filter Type="Srcs"/>
<File Path="$PPRDIR/../ipcore_dir/mainmem.ngc">
</File>
<File Path="$PPRDIR/../digitadd.v">
</File>
<File Path="$PPRDIR/../bcdincr.v">
</File>
<File Path="$PPRDIR/../usum.v">
</File>
<File Path="$PPRDIR/../display.v">
</File>
<File Path="$PPRDIR/../bcdneg.v">
</File>
<File Path="$PPRDIR/../ipcore_dir/mainmem.v">
</File>
<File Path="$PPRDIR/../io_output.v">
</File>
<File Path="$PPRDIR/../io_input.v">
</File>
<File Path="$PPRDIR/../debounce.v">
</File>
<File Path="$PPRDIR/../bcdadd.v">
</File>
<File Path="$PPRDIR/../memory.v">
</File>
<File Path="$PPRDIR/../mainclock.v">
</File>
<File Path="$PPRDIR/../alu.v">
</File>
<File Path="$PPRDIR/../vtach.v">
</File>
<File Path="$PDATADIR/sources_1/ports.xml">
<FileInfo SFType="PortsDb"/>
</File>
<File Path="$PDATADIR/sources_1/chipscope.xml">
<FileInfo SFType="ChipscopeDb"/>
</File>
<Config>
<Option Name="DesignMode" Val="RTL"/>
<Option Name="TopModule" Val="top"/>
<Option Name="ConstrsType" Val="UCF"/>
<Option Name="SrcSet" Val="sources_1"/>
</Config>
</FileSet>
</DARoots>