URL
https://opencores.org/ocsvn/w11/w11/trunk
Subversion Repositories w11
[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [vlib/] [simlib/] [simclkcnt.vhd] - Rev 8
Go to most recent revision | Compare with Previous | Blame | View Log
-- $Id: simclkcnt.vhd 338 2010-11-13 22:19:25Z mueller $ -- -- Copyright 2010- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de> -- -- This program is free software; you may redistribute and/or modify it under -- the terms of the GNU General Public License as published by the Free -- Software Foundation, either version 2, or at your option any later version. -- -- This program is distributed in the hope that it will be useful, but -- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY -- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License -- for complete details. -- ------------------------------------------------------------------------------ -- Module Name: simclkcnt - sim -- Description: test bench system clock cycle counter -- -- Dependencies: - -- Test bench: - -- Target Devices: generic -- Tool versions: xst 12.1; ghdl 0.29 -- -- Revision History: -- Date Rev Version Comment -- 2010-11-13 72 1.0 Initial version ------------------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use work.slvtypes.all; entity simclkcnt is -- test bench system clock cycle counter port ( CLK : in slbit; -- clock CLK_CYCLE : out slv31 -- clock cycle number ); end entity simclkcnt; architecture sim of simclkcnt is signal R_CLKCNT : slv31 := (others=>'0'); begin proc_clk: process (CLK) begin if CLK'event and CLK='1' then R_CLKCNT <= unsigned(R_CLKCNT) + 1; end if; end process proc_clk; CLK_CYCLE <= R_CLKCNT; end sim;
Go to most recent revision | Compare with Previous | Blame | View Log