OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.61/] [rtl/] [bplib/] [nexys2/] [tb/] [Makefile] - Rev 15

Go to most recent revision | Compare with Previous | Blame | View Log

# $Id: Makefile 433 2011-11-27 22:04:39Z mueller $
#
#  Revision History: 
# Date         Rev Version  Comment
# 2011-11-26   433   1.2    remove tb_n2_cram_memctl_as (moved to nxcramlib)
# 2011-08-13   405   1.1    use includes from rtl/make
# 2010-05-30   297   1.0.2  use tb_n2_cram_memctl_as now
# 2010-05-28   295   1.0.1  add tb_.._dummy's
# 2007-09-23    84   1.0    Initial version
#
EXE_all = tb_nexys2_dummy tb_nexys2_fusp_dummy
#
ISE_PATH = xc3s1200e-fg320-4
#
.PHONY : all all_ssim all_tsim clean
#
all      : $(EXE_all)
all_ssim : $(EXE_all:=_ssim)
all_tsim : $(EXE_all:=_tsim)
#
clean : ise_clean ghdl_clean isim_clean
#
#-----
#
include $(RETROBASE)/rtl/make/generic_ghdl.mk
include $(RETROBASE)/rtl/make/generic_isim.mk
include $(RETROBASE)/rtl/make/generic_xflow.mk
#
VBOM_all = $(wildcard *.vbom)
#
include $(VBOM_all:.vbom=.dep_xst)
include $(VBOM_all:.vbom=.dep_ghdl)
include $(VBOM_all:.vbom=.dep_isim)
include $(wildcard *.o.dep_ghdl)
#

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.