URL
https://opencores.org/ocsvn/w11/w11/trunk
Subversion Repositories w11
[/] [w11/] [tags/] [w11a_V0.61/] [rtl/] [vlib/] [comlib/] [misc/] [gen_crc8_tbl.vhd] - Rev 36
Go to most recent revision | Compare with Previous | Blame | View Log
-- $Id: gen_crc8_tbl.vhd 410 2011-09-18 11:23:09Z mueller $ -- -- Copyright 2007-2011 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de> -- -- This program is free software; you may redistribute and/or modify it under -- the terms of the GNU General Public License as published by the Free -- Software Foundation, either version 2, or at your option any later version. -- -- This program is distributed in the hope that it will be useful, but -- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY -- or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License -- for complete details. -- ------------------------------------------------------------------------------ -- Module Name: gen_crc8_tbl - sim -- Description: stand-alone program to print crc8 transition table -- -- Dependencies: comlib/crc8_update (function) -- -- Revision History: -- Date Rev Version Comment -- 2011-09-17 410 1.1 now numeric_std clean; use function crc8_update -- 2007-10-12 88 1.0.1 avoid ieee.std_logic_unsigned, use cast to unsigned -- 2007-07-08 65 1.0 Initial version ------------------------------------------------------------------------------ library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use std.textio.all; use work.slvtypes.all; use work.comlib.all; entity gen_crc8_tbl is end gen_crc8_tbl; architecture sim of gen_crc8_tbl is begin process variable crc : slv8 := (others=>'0'); variable dat : slv8 := (others=>'0'); variable nxt : slv8 := (others=>'0'); variable oline : line; begin for i in 0 to 255 loop crc := (others=>'0'); dat := slv(to_unsigned(i,8)); nxt := crc8_update(crc, dat); write(oline, to_integer(unsigned(nxt)), right, 4); if i /= 255 then write(oline, string'(",")); end if; if (i mod 8) = 7 then writeline(output, oline); end if; end loop; -- i wait; end process; end sim;
Go to most recent revision | Compare with Previous | Blame | View Log