OpenCores
URL https://opencores.org/ocsvn/wbddr3/wbddr3/trunk

Subversion Repositories wbddr3

[/] [wbddr3/] [trunk/] [bench/] [cpp/] [Makefile] - Rev 21

Compare with Previous | Blame | View Log

################################################################################
##
## Filename:    Makefile
##
## Project:     A wishbone controlled DDR3 SDRAM memory controller.
##
## Purpose:     This coordinates the build of the singular test bench C++ 
##              program found in this directory: ddrsdram_tb.
##
## Creator:     Dan Gisselquist, Ph.D.
##              Gisselquist Technology, LLC
##
################################################################################
##
## Copyright (C) 2015-2016, Gisselquist Technology, LLC
##
## This program is free software (firmware): you can redistribute it and/or
## modify it under the terms of  the GNU General Public License as published
## by the Free Software Foundation, either version 3 of the License, or (at
## your option) any later version.
##
## This program is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License along
## with this program.  (It's in the $(ROOT)/doc directory, run make with no
## target there if the PDF file isn't present.)  If not, see
## <http://www.gnu.org/licenses/> for a copy.
##
## License:     GPL, v3, as defined and found on www.gnu.org,
##              http://www.gnu.org/licenses/gpl.html
##
##
################################################################################
##
##
OBJDIR  := obj-pc
CXX     := g++
YYMMDD  := `date +%Y%m%d`
RTLD    := ../../rtl
VOBJDR  := $(RTLD)/obj_dir
VERILATOR_ROOT   ?= $(shell bash -c 'verilator -V|grep VERILATOR_ROOT | head -1 | sed -e " s/^.*=\s*//"')
VROOT   := $(VERILATOR_ROOT)
VINC    := -I$(VROOT)/include -I$(VOBJDR)
CFLAGS  := -Wall -c -Og -g -I. $(VINC)
SOURCES := pddrsim.cpp ddrsdramsim.cpp ddrsdram_tb.cpp
VOBJDR  := $(RTLD)/obj_dir
VLIB    := $(VROOT)/include/verilated.cpp

all:    $(OBJDIR)/ vroot-test ddrsdram_tb

vroot-test:
        echo $(VROOT) $(VLIB)

$(OBJDIR)/:
        @bash -c "if [ ! -e $(OBJDIR) ]; then mkdir -p $(OBJDIR); fi"

$(OBJDIR)/pddrsim.o: pddrsim.cpp pddrsim.h ddrsdramsim.h
        $(CXX) $(CFLAGS) pddrsim.cpp -o $@
# $(VOBJDR)/Vwbddrsdram.h
$(OBJDIR)/ddrsdramsim.o: ddrsdramsim.cpp ddrsdramsim.h
        $(CXX) $(CFLAGS) ddrsdramsim.cpp -o $@
$(OBJDIR)/verilated.o: $(VLIB)
        $(CXX) $(CFLAGS) $(VLIB) -o $@
$(OBJDIR)/ddrsdram_tb.o: ddrsdram_tb.cpp pddrsim.h $(VOBJDR)/Vwbddrsdram.h
        $(CXX) $(CFLAGS) ddrsdram_tb.cpp -o $@

OBJECTS := ddrsdramsim.o pddrsim.o ddrsdram_tb.o verilated.o
OBJECTSDR:= $(addprefix $(OBJDIR)/,$(OBJECTS))
ddrsdram_tb: $(OBJECTSDR) $(VOBJDR)/Vwbddrsdram__ALL.a
        $(CXX) -Wall $(INCS) $^ -o $@

.PHONY: clean
clean:
        rm -rf $(OBJDIR)/ ddrsdram_tb

.PHONY: test
test: ddrsdram_tb
        ./ddrsdram_tb

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.