URL
https://opencores.org/ocsvn/wf3d/wf3d/trunk
Subversion Repositories wf3d
[/] [wf3d/] [trunk/] [implement/] [synth/] [de0/] [qtproject_wb/] [d3d_system.qsys] - Rev 4
Go to most recent revision | Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><system name="$${FILENAME}"><componentname="$${FILENAME}"displayName="$${FILENAME}"version="1.0"description=""tags=""categories="System" /><parameter name="bonusData"><![CDATA[bonusData{element $${FILENAME}{}element altpll_0{datum _sortIndex{value = "2";type = "int";}}element clk_0{datum _sortIndex{value = "0";type = "int";}}element epcs_flash_controller_0{datum _sortIndex{value = "10";type = "int";}}element fm_3d_wrapper_0{datum _sortIndex{value = "11";type = "int";}}element fm_vga_wrapper_0{datum _sortIndex{value = "12";type = "int";}}element nios2_qsys_0.jtag_debug_module{datum baseAddress{value = "2048";type = "String";}}element jtag_uart_0{datum _sortIndex{value = "5";type = "int";}}element new_sdram_controller_0{datum _sortIndex{value = "3";type = "int";}}element nios2_qsys_0{datum _sortIndex{value = "1";type = "int";}}element onchip_memory2_0{datum _sortIndex{value = "9";type = "int";}}element pio_0{datum _sortIndex{value = "6";type = "int";}}element sysid_qsys_0{datum _sortIndex{value = "4";type = "int";}}element timer_0{datum _sortIndex{value = "7";type = "int";}}element timer_1{datum _sortIndex{value = "8";type = "int";}}}]]></parameter><parameter name="clockCrossingAdapter" value="HANDSHAKE" /><parameter name="device" value="EP3C16U484C6" /><parameter name="deviceFamily" value="Cyclone III" /><parameter name="deviceSpeedGrade" value="6" /><parameter name="fabricMode" value="QSYS" /><parameter name="generateLegacySim" value="false" /><parameter name="generationId" value="0" /><parameter name="globalResetBus" value="false" /><parameter name="hdlLanguage" value="VERILOG" /><parameter name="maxAdditionalLatency" value="1" /><parameter name="projectName" value="d3d.qpf" /><parameter name="sopcBorderPoints" value="false" /><parameter name="systemHash" value="0" /><parameter name="timeStamp" value="0" /><parameter name="useTestBenchNamingPattern" value="false" /><instanceScript></instanceScript><interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" /><interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" /><interfacename="sdram0_wire"internal="new_sdram_controller_0.wire"type="conduit"dir="end" /><interfacename="pio_0_in"internal="pio_0.external_connection"type="conduit"dir="end" /><interfacename="epcs_flash_controller_0_external"internal="epcs_flash_controller_0.external"type="conduit"dir="end" /><interfacename="altpll_0_phasedone_conduit"internal="altpll_0.phasedone_conduit"type="conduit"dir="end" /><interfacename="altpll_0_locked_conduit"internal="altpll_0.locked_conduit"type="conduit"dir="end" /><interfacename="altpll_0_areset_conduit"internal="altpll_0.areset_conduit"type="conduit"dir="end" /><interface name="altpll_0_c1" internal="altpll_0.c1" type="clock" dir="start" /><interface name="altpll_0_c4_conduit" internal="altpll_0.c4_conduit" /><interfacename="vga_out"internal="fm_vga_wrapper_0.conduit_end"type="conduit"dir="end" /><module kind="clock_source" version="13.1" enabled="1" name="clk_0"><parameter name="clockFrequency" value="50000000" /><parameter name="clockFrequencyKnown" value="true" /><parameter name="inputClockFrequency" value="0" /><parameter name="resetSynchronousEdges" value="NONE" /></module><modulekind="altera_nios2_qsys"version="13.1"enabled="1"name="nios2_qsys_0"><parameter name="setting_showUnpublishedSettings" value="false" /><parameter name="setting_showInternalSettings" value="false" /><parameter name="setting_preciseSlaveAccessErrorException" value="false" /><parameter name="setting_preciseIllegalMemAccessException" value="false" /><parameter name="setting_preciseDivisionErrorException" value="false" /><parameter name="setting_performanceCounter" value="false" /><parameter name="setting_illegalMemAccessDetection" value="false" /><parameter name="setting_illegalInstructionsTrap" value="false" /><parameter name="setting_fullWaveformSignals" value="false" /><parameter name="setting_extraExceptionInfo" value="false" /><parameter name="setting_exportPCB" value="false" /><parameter name="setting_debugSimGen" value="false" /><parameter name="setting_clearXBitsLDNonBypass" value="true" /><parameter name="setting_bit31BypassDCache" value="true" /><parameter name="setting_bigEndian" value="false" /><parameter name="setting_export_large_RAMs" value="false" /><parameter name="setting_asic_enabled" value="false" /><parameter name="setting_asic_synopsys_translate_on_off" value="false" /><parameter name="setting_oci_export_jtag_signals" value="false" /><parameter name="setting_bhtIndexPcOnly" value="false" /><parameter name="setting_avalonDebugPortPresent" value="false" /><parameter name="setting_alwaysEncrypt" value="true" /><parameter name="setting_allowFullAddressRange" value="false" /><parameter name="setting_activateTrace" value="true" /><parameter name="setting_activateTrace_user" value="false" /><parameter name="setting_activateTestEndChecker" value="false" /><parameter name="setting_ecc_sim_test_ports" value="false" /><parameter name="setting_activateMonitors" value="true" /><parameter name="setting_activateModelChecker" value="false" /><parameter name="setting_HDLSimCachesCleared" value="true" /><parameter name="setting_HBreakTest" value="false" /><parameter name="setting_breakslaveoveride" value="false" /><parameter name="muldiv_divider" value="false" /><parameter name="mpu_useLimit" value="false" /><parameter name="mpu_enabled" value="false" /><parameter name="mmu_enabled" value="false" /><parameter name="mmu_autoAssignTlbPtrSz" value="true" /><parameter name="manuallyAssignCpuID" value="true" /><parameter name="debug_triggerArming" value="true" /><parameter name="debug_embeddedPLL" value="true" /><parameter name="debug_debugReqSignals" value="false" /><parameter name="debug_assignJtagInstanceID" value="false" /><parameter name="dcache_omitDataMaster" value="false" /><parameter name="cpuReset" value="false" /><parameter name="is_hardcopy_compatible" value="false" /><parameter name="setting_shadowRegisterSets" value="0" /><parameter name="mpu_numOfInstRegion" value="8" /><parameter name="mpu_numOfDataRegion" value="8" /><parameter name="mmu_TLBMissExcOffset" value="0" /><parameter name="debug_jtagInstanceID" value="0" /><parameter name="resetOffset" value="0" /><parameter name="exceptionOffset" value="32" /><parameter name="cpuID" value="0" /><parameter name="cpuID_stored" value="0" /><parameter name="breakOffset" value="32" /><parameter name="userDefinedSettings" value="" /><parameter name="resetSlave">epcs_flash_controller_0.epcs_control_port</parameter><parameter name="mmu_TLBMissExcSlave" value="None" /><parameter name="exceptionSlave">new_sdram_controller_0.s1</parameter><parameter name="breakSlave">nios2_qsys_0.jtag_debug_module</parameter><parameter name="setting_perfCounterWidth" value="32" /><parameter name="setting_interruptControllerType" value="Internal" /><parameter name="setting_branchPredictionType" value="Automatic" /><parameter name="setting_bhtPtrSz" value="8" /><parameter name="muldiv_multiplierType" value="EmbeddedMulFast" /><parameter name="mpu_minInstRegionSize" value="12" /><parameter name="mpu_minDataRegionSize" value="12" /><parameter name="mmu_uitlbNumEntries" value="4" /><parameter name="mmu_udtlbNumEntries" value="6" /><parameter name="mmu_tlbPtrSz" value="7" /><parameter name="mmu_tlbNumWays" value="16" /><parameter name="mmu_processIDNumBits" value="8" /><parameter name="impl" value="Fast" /><parameter name="icache_size" value="4096" /><parameter name="icache_tagramBlockType" value="Automatic" /><parameter name="icache_ramBlockType" value="Automatic" /><parameter name="icache_numTCIM" value="0" /><parameter name="icache_burstType" value="None" /><parameter name="dcache_bursts" value="false" /><parameter name="dcache_victim_buf_impl" value="ram" /><parameter name="debug_level" value="Level1" /><parameter name="debug_OCIOnchipTrace" value="_128" /><parameter name="dcache_size" value="2048" /><parameter name="dcache_tagramBlockType" value="Automatic" /><parameter name="dcache_ramBlockType" value="Automatic" /><parameter name="dcache_numTCDM" value="0" /><parameter name="dcache_lineSize" value="32" /><parameter name="setting_exportvectors" value="false" /><parameter name="setting_ecc_present" value="false" /><parameter name="setting_ic_ecc_present" value="true" /><parameter name="setting_rf_ecc_present" value="true" /><parameter name="setting_mmu_ecc_present" value="true" /><parameter name="setting_dc_ecc_present" value="false" /><parameter name="setting_itcm_ecc_present" value="false" /><parameter name="setting_dtcm_ecc_present" value="false" /><parameter name="regfile_ramBlockType" value="Automatic" /><parameter name="ocimem_ramBlockType" value="Automatic" /><parameter name="mmu_ramBlockType" value="Automatic" /><parameter name="bht_ramBlockType" value="Automatic" /><parameter name="instAddrWidth" value="26" /><parameter name="dataAddrWidth" value="26" /><parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" /><parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" /><parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" /><parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" /><parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" /><parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" /><parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" /><parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" /><parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='nios2_qsys_0.jtag_debug_module' start='0x800' end='0x1000' /><slave name='epcs_flash_controller_0.epcs_control_port' start='0x1800' end='0x2000' /><slave name='new_sdram_controller_0.s1' start='0x2000000' end='0x2800000' /></address-map>]]></parameter><parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='sysid_qsys_0.control_slave' start='0x0' end='0x8' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x8' end='0x10' /><slave name='pio_0.s1' start='0x10' end='0x20' /><slave name='timer_0.s1' start='0x20' end='0x40' /><slave name='altpll_0.pll_slave' start='0x80' end='0x90' /><slave name='nios2_qsys_0.jtag_debug_module' start='0x800' end='0x1000' /><slave name='fm_vga_wrapper_0.avalon_slave' start='0x1400' end='0x1440' /><slave name='epcs_flash_controller_0.epcs_control_port' start='0x1800' end='0x2000' /><slave name='fm_3d_wrapper_0.avalon_slave' start='0x2000' end='0x2100' /><slave name='new_sdram_controller_0.s1' start='0x2000000' end='0x2800000' /></address-map>]]></parameter><parameter name="clockFrequency" value="50000000" /><parameter name="deviceFamilyName" value="Cyclone III" /><parameter name="internalIrqMaskSystemInfo" value="63" /><parameter name="customInstSlavesSystemInfo" value="<info/>" /><parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter><parameter name="tightlyCoupledDataMaster0MapParam" value="" /><parameter name="tightlyCoupledDataMaster1MapParam" value="" /><parameter name="tightlyCoupledDataMaster2MapParam" value="" /><parameter name="tightlyCoupledDataMaster3MapParam" value="" /><parameter name="tightlyCoupledInstructionMaster0MapParam" value="" /><parameter name="tightlyCoupledInstructionMaster1MapParam" value="" /><parameter name="tightlyCoupledInstructionMaster2MapParam" value="" /><parameter name="tightlyCoupledInstructionMaster3MapParam" value="" /></module><modulekind="altera_avalon_new_sdram_controller"version="13.1"enabled="1"name="new_sdram_controller_0"><parameter name="TAC" value="5.5" /><parameter name="TRCD" value="20.0" /><parameter name="TRFC" value="70.0" /><parameter name="TRP" value="20.0" /><parameter name="TWR" value="14.0" /><parameter name="casLatency" value="2" /><parameter name="columnWidth" value="8" /><parameter name="dataWidth" value="16" /><parameter name="generateSimulationModel" value="true" /><parameter name="initRefreshCommands" value="2" /><parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter><parameter name="numberOfBanks" value="4" /><parameter name="numberOfChipSelects" value="1" /><parameter name="pinsSharedViaTriState" value="false" /><parameter name="powerUpDelay" value="100.0" /><parameter name="refreshPeriod" value="15.625" /><parameter name="rowWidth" value="12" /><parameter name="masteredTristateBridgeSlave" value="0" /><parameter name="TMRD" value="3" /><parameter name="initNOPDelay" value="0.0" /><parameter name="registerDataIn" value="true" /><parameter name="clockRate" value="50000000" /><parameter name="componentName">$${FILENAME}_new_sdram_controller_0</parameter></module><modulekind="altera_avalon_sysid_qsys"version="13.1"enabled="1"name="sysid_qsys_0"><parameter name="id" value="0" /><parameter name="timestamp" value="0" /><parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" /><parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" /></module><modulekind="altera_avalon_jtag_uart"version="13.1"enabled="1"name="jtag_uart_0"><parameter name="allowMultipleConnections" value="false" /><parameter name="hubInstanceID" value="0" /><parameter name="readBufferDepth" value="64" /><parameter name="readIRQThreshold" value="8" /><parameter name="simInputCharacterStream" value="" /><parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter><parameter name="useRegistersForReadBuffer" value="false" /><parameter name="useRegistersForWriteBuffer" value="false" /><parameter name="useRelativePathForSimFile" value="false" /><parameter name="writeBufferDepth" value="64" /><parameter name="writeIRQThreshold" value="8" /><parameter name="avalonSpec" value="2.0" /></module><module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_0"><parameter name="bitClearingEdgeCapReg" value="false" /><parameter name="bitModifyingOutReg" value="false" /><parameter name="captureEdge" value="false" /><parameter name="direction" value="Input" /><parameter name="edgeType" value="RISING" /><parameter name="generateIRQ" value="true" /><parameter name="irqType" value="LEVEL" /><parameter name="resetValue" value="0" /><parameter name="simDoTestBenchWiring" value="false" /><parameter name="simDrivenValue" value="0" /><parameter name="width" value="4" /><parameter name="clockRate" value="50000000" /></module><module kind="altera_avalon_timer" version="13.1" enabled="1" name="timer_0"><parameter name="alwaysRun" value="false" /><parameter name="counterSize" value="32" /><parameter name="fixedPeriod" value="false" /><parameter name="period" value="1" /><parameter name="periodUnits" value="MSEC" /><parameter name="resetOutput" value="false" /><parameter name="snapshot" value="true" /><parameter name="timeoutPulseOutput" value="false" /><parameter name="systemFrequency" value="50000000" /></module><modulekind="altera_avalon_onchip_memory2"version="13.1"enabled="0"name="onchip_memory2_0"><parameter name="allowInSystemMemoryContentEditor" value="false" /><parameter name="blockType" value="AUTO" /><parameter name="dataWidth" value="32" /><parameter name="dualPort" value="true" /><parameter name="initMemContent" value="false" /><parameter name="initializationFileName" value="onchip_mem.hex" /><parameter name="instanceID" value="NONE" /><parameter name="memorySize" value="49152" /><parameter name="readDuringWriteMode" value="DONT_CARE" /><parameter name="simAllowMRAMContentsFile" value="false" /><parameter name="simMemInitOnlyFilename" value="0" /><parameter name="singleClockOperation" value="true" /><parameter name="slave1Latency" value="1" /><parameter name="slave2Latency" value="1" /><parameter name="useNonDefaultInitFile" value="false" /><parameter name="useShallowMemBlocks" value="false" /><parameter name="writable" value="true" /><parameter name="ecc_enabled" value="false" /><parameter name="autoInitializationFileName">usbhost_system_onchip_memory2_0</parameter><parameter name="deviceFamily" value="Cyclone III" /><parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter></module><modulekind="altera_avalon_epcs_flash_controller"version="13.1"enabled="1"name="epcs_flash_controller_0"><parameter name="autoSelectASMIAtom" value="true" /><parameter name="useASMIAtom" value="false" /><parameter name="clockRate" value="50000000" /><parameter name="deviceFamilyString" value="Cyclone III" /><parameter name="autoInitializationFileName">$${FILENAME}_epcs_flash_controller_0</parameter></module><module kind="altpll" version="13.1" enabled="1" name="altpll_0"><parameter name="HIDDEN_CUSTOM_ELABORATION">altpll_avalon_elaboration</parameter><parameter name="HIDDEN_CUSTOM_POST_EDIT">altpll_avalon_post_edit</parameter><parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone III" /><parameter name="WIDTH_CLOCK" value="5" /><parameter name="WIDTH_PHASECOUNTERSELECT" value="" /><parameter name="PRIMARY_CLOCK" value="" /><parameter name="INCLK0_INPUT_FREQUENCY" value="20000" /><parameter name="INCLK1_INPUT_FREQUENCY" value="" /><parameter name="OPERATION_MODE" value="NORMAL" /><parameter name="PLL_TYPE" value="AUTO" /><parameter name="QUALIFY_CONF_DONE" value="" /><parameter name="COMPENSATE_CLOCK" value="CLK0" /><parameter name="SCAN_CHAIN" value="" /><parameter name="GATE_LOCK_SIGNAL" value="" /><parameter name="GATE_LOCK_COUNTER" value="" /><parameter name="LOCK_HIGH" value="" /><parameter name="LOCK_LOW" value="" /><parameter name="VALID_LOCK_MULTIPLIER" value="" /><parameter name="INVALID_LOCK_MULTIPLIER" value="" /><parameter name="SWITCH_OVER_ON_LOSSCLK" value="" /><parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" /><parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" /><parameter name="SKIP_VCO" value="" /><parameter name="SWITCH_OVER_COUNTER" value="" /><parameter name="SWITCH_OVER_TYPE" value="" /><parameter name="FEEDBACK_SOURCE" value="" /><parameter name="BANDWIDTH" value="" /><parameter name="BANDWIDTH_TYPE" value="AUTO" /><parameter name="SPREAD_FREQUENCY" value="" /><parameter name="DOWN_SPREAD" value="" /><parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" /><parameter name="SELF_RESET_ON_LOSS_LOCK" value="" /><parameter name="CLK0_MULTIPLY_BY" value="1" /><parameter name="CLK1_MULTIPLY_BY" value="1" /><parameter name="CLK2_MULTIPLY_BY" value="24" /><parameter name="CLK3_MULTIPLY_BY" value="1" /><parameter name="CLK4_MULTIPLY_BY" value="3" /><parameter name="CLK5_MULTIPLY_BY" value="" /><parameter name="CLK6_MULTIPLY_BY" value="" /><parameter name="CLK7_MULTIPLY_BY" value="" /><parameter name="CLK8_MULTIPLY_BY" value="" /><parameter name="CLK9_MULTIPLY_BY" value="" /><parameter name="EXTCLK0_MULTIPLY_BY" value="" /><parameter name="EXTCLK1_MULTIPLY_BY" value="" /><parameter name="EXTCLK2_MULTIPLY_BY" value="" /><parameter name="EXTCLK3_MULTIPLY_BY" value="" /><parameter name="CLK0_DIVIDE_BY" value="1" /><parameter name="CLK1_DIVIDE_BY" value="1" /><parameter name="CLK2_DIVIDE_BY" value="25" /><parameter name="CLK3_DIVIDE_BY" value="2" /><parameter name="CLK4_DIVIDE_BY" value="1" /><parameter name="CLK5_DIVIDE_BY" value="" /><parameter name="CLK6_DIVIDE_BY" value="" /><parameter name="CLK7_DIVIDE_BY" value="" /><parameter name="CLK8_DIVIDE_BY" value="" /><parameter name="CLK9_DIVIDE_BY" value="" /><parameter name="EXTCLK0_DIVIDE_BY" value="" /><parameter name="EXTCLK1_DIVIDE_BY" value="" /><parameter name="EXTCLK2_DIVIDE_BY" value="" /><parameter name="EXTCLK3_DIVIDE_BY" value="" /><parameter name="CLK0_PHASE_SHIFT" value="0" /><parameter name="CLK1_PHASE_SHIFT" value="-3333" /><parameter name="CLK2_PHASE_SHIFT" value="0" /><parameter name="CLK3_PHASE_SHIFT" value="0" /><parameter name="CLK4_PHASE_SHIFT" value="0" /><parameter name="CLK5_PHASE_SHIFT" value="" /><parameter name="CLK6_PHASE_SHIFT" value="" /><parameter name="CLK7_PHASE_SHIFT" value="" /><parameter name="CLK8_PHASE_SHIFT" value="" /><parameter name="CLK9_PHASE_SHIFT" value="" /><parameter name="EXTCLK0_PHASE_SHIFT" value="" /><parameter name="EXTCLK1_PHASE_SHIFT" value="" /><parameter name="EXTCLK2_PHASE_SHIFT" value="" /><parameter name="EXTCLK3_PHASE_SHIFT" value="" /><parameter name="CLK0_DUTY_CYCLE" value="50" /><parameter name="CLK1_DUTY_CYCLE" value="50" /><parameter name="CLK2_DUTY_CYCLE" value="50" /><parameter name="CLK3_DUTY_CYCLE" value="50" /><parameter name="CLK4_DUTY_CYCLE" value="50" /><parameter name="CLK5_DUTY_CYCLE" value="" /><parameter name="CLK6_DUTY_CYCLE" value="" /><parameter name="CLK7_DUTY_CYCLE" value="" /><parameter name="CLK8_DUTY_CYCLE" value="" /><parameter name="CLK9_DUTY_CYCLE" value="" /><parameter name="EXTCLK0_DUTY_CYCLE" value="" /><parameter name="EXTCLK1_DUTY_CYCLE" value="" /><parameter name="EXTCLK2_DUTY_CYCLE" value="" /><parameter name="EXTCLK3_DUTY_CYCLE" value="" /><parameter name="PORT_clkena0" value="PORT_UNUSED" /><parameter name="PORT_clkena1" value="PORT_UNUSED" /><parameter name="PORT_clkena2" value="PORT_UNUSED" /><parameter name="PORT_clkena3" value="PORT_UNUSED" /><parameter name="PORT_clkena4" value="PORT_UNUSED" /><parameter name="PORT_clkena5" value="PORT_UNUSED" /><parameter name="PORT_extclkena0" value="" /><parameter name="PORT_extclkena1" value="" /><parameter name="PORT_extclkena2" value="" /><parameter name="PORT_extclkena3" value="" /><parameter name="PORT_extclk0" value="PORT_UNUSED" /><parameter name="PORT_extclk1" value="PORT_UNUSED" /><parameter name="PORT_extclk2" value="PORT_UNUSED" /><parameter name="PORT_extclk3" value="PORT_UNUSED" /><parameter name="PORT_CLKBAD0" value="PORT_UNUSED" /><parameter name="PORT_CLKBAD1" value="PORT_UNUSED" /><parameter name="PORT_clk0" value="PORT_USED" /><parameter name="PORT_clk1" value="PORT_USED" /><parameter name="PORT_clk2" value="PORT_USED" /><parameter name="PORT_clk3" value="PORT_USED" /><parameter name="PORT_clk4" value="PORT_USED" /><parameter name="PORT_clk5" value="PORT_UNUSED" /><parameter name="PORT_clk6" value="" /><parameter name="PORT_clk7" value="" /><parameter name="PORT_clk8" value="" /><parameter name="PORT_clk9" value="" /><parameter name="PORT_SCANDATA" value="PORT_UNUSED" /><parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" /><parameter name="PORT_SCANDONE" value="PORT_UNUSED" /><parameter name="PORT_SCLKOUT1" value="" /><parameter name="PORT_SCLKOUT0" value="" /><parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" /><parameter name="PORT_CLKLOSS" value="PORT_UNUSED" /><parameter name="PORT_INCLK1" value="PORT_UNUSED" /><parameter name="PORT_INCLK0" value="PORT_USED" /><parameter name="PORT_FBIN" value="PORT_UNUSED" /><parameter name="PORT_PLLENA" value="PORT_UNUSED" /><parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" /><parameter name="PORT_ARESET" value="PORT_UNUSED" /><parameter name="PORT_PFDENA" value="PORT_UNUSED" /><parameter name="PORT_SCANCLK" value="PORT_UNUSED" /><parameter name="PORT_SCANACLR" value="PORT_UNUSED" /><parameter name="PORT_SCANREAD" value="PORT_UNUSED" /><parameter name="PORT_SCANWRITE" value="PORT_UNUSED" /><parameter name="PORT_ENABLE0" value="" /><parameter name="PORT_ENABLE1" value="" /><parameter name="PORT_LOCKED" value="PORT_UNUSED" /><parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" /><parameter name="PORT_FBOUT" value="" /><parameter name="PORT_PHASEDONE" value="PORT_UNUSED" /><parameter name="PORT_PHASESTEP" value="PORT_UNUSED" /><parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" /><parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" /><parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" /><parameter name="PORT_VCOOVERRANGE" value="" /><parameter name="PORT_VCOUNDERRANGE" value="" /><parameter name="DPA_MULTIPLY_BY" value="" /><parameter name="DPA_DIVIDE_BY" value="" /><parameter name="DPA_DIVIDER" value="" /><parameter name="VCO_MULTIPLY_BY" value="" /><parameter name="VCO_DIVIDE_BY" value="" /><parameter name="SCLKOUT0_PHASE_SHIFT" value="" /><parameter name="SCLKOUT1_PHASE_SHIFT" value="" /><parameter name="VCO_FREQUENCY_CONTROL" value="" /><parameter name="VCO_PHASE_SHIFT_STEP" value="" /><parameter name="USING_FBMIMICBIDIR_PORT" value="" /><parameter name="SCAN_CHAIN_MIF_FILE" value="" /><parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" /><parameter name="HIDDEN_CONSTANTS">CT#CLK2_DIVIDE_BY 25 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_USED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 2 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 1 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 3 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -3333 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 24 CT#INTENDED_DEVICE_FAMILY {Cyclone III} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_UNUSED</parameter><parameter name="HIDDEN_PRIVATES">PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 150.00000000 PT#OUTPUT_FREQ3 25.00000000 PT#OUTPUT_FREQ2 48.00000000 PT#OUTPUT_FREQ1 50.00000000 PT#OUTPUT_FREQ0 50.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 2 PT#DIV_FACTOR2 25 PT#PHASE_SHIFT1 -60.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA30 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 150.000000 PT#EFF_OUTPUT_FREQ_VALUE3 25.000000 PT#EFF_OUTPUT_FREQ_VALUE2 48.000000 PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 1 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 24 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone III} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1372981370804131.mif PT#ACTIVECLK_CHECK 0</parameter><parameter name="HIDDEN_USED_PORTS">UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used</parameter><parameter name="HIDDEN_IS_NUMERIC">IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1</parameter><parameter name="HIDDEN_MF_PORTS">MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1</parameter><parameter name="HIDDEN_IF_PORTS">IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}</parameter><parameter name="HIDDEN_IS_FIRST_EDIT" value="0" /><parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" /><parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" /></module><module kind="altera_avalon_timer" version="13.1" enabled="0" name="timer_1"><parameter name="alwaysRun" value="false" /><parameter name="counterSize" value="32" /><parameter name="fixedPeriod" value="false" /><parameter name="period" value="1" /><parameter name="periodUnits" value="MSEC" /><parameter name="resetOutput" value="false" /><parameter name="snapshot" value="true" /><parameter name="timeoutPulseOutput" value="false" /><parameter name="systemFrequency" value="50000000" /></module><module kind="fm_3d_wrapprt" version="1.0" enabled="1" name="fm_3d_wrapper_0"><parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" /></module><modulekind="fm_vga_wrapper"version="1.0"enabled="1"name="fm_vga_wrapper_0"><parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" /><parameter name="AUTO_CLOCK_SINK_1_CLOCK_RATE" value="25000000" /></module><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="nios2_qsys_0.reset_n" /><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="new_sdram_controller_0.reset" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="new_sdram_controller_0.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x02000000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="sysid_qsys_0.reset" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="sysid_qsys_0.control_slave"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="jtag_uart_0.reset" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="jtag_uart_0.avalon_jtag_slave"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0008" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="nios2_qsys_0.reset_n" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.instruction_master"end="nios2_qsys_0.jtag_debug_module"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0800" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="nios2_qsys_0.jtag_debug_module"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0800" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="interrupt"version="13.1"start="nios2_qsys_0.d_irq"end="jtag_uart_0.irq"><parameter name="irqNumber" value="0" /></connection><connection kind="reset" version="13.1" start="clk_0.clk_reset" end="pio_0.reset" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="pio_0.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0010" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="interrupt"version="13.1"start="nios2_qsys_0.d_irq"end="timer_0.irq"><parameter name="irqNumber" value="1" /></connection><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="timer_0.reset" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="timer_0.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0020" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="onchip_memory2_0.reset1" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.instruction_master"end="onchip_memory2_0.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x03000000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="interrupt"version="13.1"start="nios2_qsys_0.d_irq"end="pio_0.irq"><parameter name="irqNumber" value="2" /></connection><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="epcs_flash_controller_0.reset" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="epcs_flash_controller_0.epcs_control_port"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x1800" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="avalon"version="13.1"start="nios2_qsys_0.instruction_master"end="epcs_flash_controller_0.epcs_control_port"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x1800" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="interrupt"version="13.1"start="nios2_qsys_0.d_irq"end="epcs_flash_controller_0.irq"><parameter name="irqNumber" value="3" /></connection><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="epcs_flash_controller_0.reset" /><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="new_sdram_controller_0.reset" /><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="sysid_qsys_0.reset" /><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="jtag_uart_0.reset" /><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="pio_0.reset" /><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="timer_0.reset" /><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="onchip_memory2_0.reset1" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="onchip_memory2_0.s2"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x03000000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="clock"version="13.1"start="clk_0.clk"end="altpll_0.inclk_interface" /><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="altpll_0.inclk_interface_reset" /><connectionkind="clock"version="13.1"start="altpll_0.c0"end="new_sdram_controller_0.clk" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="altpll_0.pll_slave"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0080" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="clock"version="13.1"start="altpll_0.c0"end="sysid_qsys_0.clk" /><connection kind="clock" version="13.1" start="altpll_0.c0" end="jtag_uart_0.clk" /><connection kind="clock" version="13.1" start="altpll_0.c0" end="pio_0.clk" /><connection kind="clock" version="13.1" start="altpll_0.c0" end="timer_0.clk" /><connectionkind="clock"version="13.1"start="altpll_0.c0"end="epcs_flash_controller_0.clk" /><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="altpll_0.inclk_interface_reset" /><connectionkind="clock"version="13.1"start="altpll_0.c0"end="nios2_qsys_0.clk" /><connectionkind="clock"version="13.1"start="altpll_0.c0"end="onchip_memory2_0.clk1" /><connection kind="clock" version="13.1" start="altpll_0.c0" end="timer_1.clk" /><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="timer_1.reset" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="timer_1.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x0040" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="interrupt"version="13.1"start="nios2_qsys_0.d_irq"end="timer_1.irq"><parameter name="irqNumber" value="6" /></connection><connectionkind="avalon"version="13.1"start="nios2_qsys_0.instruction_master"end="new_sdram_controller_0.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x02000000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="fm_3d_wrapper_0.reset_sink" /><connectionkind="reset"version="13.1"start="clk_0.clk_reset"end="fm_3d_wrapper_0.reset_sink" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="fm_3d_wrapper_0.avalon_slave"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x2000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="avalon"version="13.1"start="fm_3d_wrapper_0.avalon_master"end="new_sdram_controller_0.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x02000000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="reset"version="13.1"start="nios2_qsys_0.jtag_debug_module_reset"end="fm_vga_wrapper_0.reset_sink" /><connectionkind="clock"version="13.1"start="altpll_0.c3"end="fm_vga_wrapper_0.clock_sink_1" /><connectionkind="avalon"version="13.1"start="nios2_qsys_0.data_master"end="fm_vga_wrapper_0.avalon_slave"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x1400" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="avalon"version="13.1"start="fm_vga_wrapper_0.avalon_master"end="new_sdram_controller_0.s1"><parameter name="arbitrationPriority" value="1" /><parameter name="baseAddress" value="0x02000000" /><parameter name="defaultConnection" value="false" /></connection><connectionkind="interrupt"version="13.1"start="nios2_qsys_0.d_irq"end="fm_3d_wrapper_0.interrupt_sender"><parameter name="irqNumber" value="4" /></connection><connectionkind="interrupt"version="13.1"start="nios2_qsys_0.d_irq"end="fm_vga_wrapper_0.interrupt_sender"><parameter name="irqNumber" value="5" /></connection><connectionkind="clock"version="13.1"start="altpll_0.c0"end="fm_vga_wrapper_0.clock_sink" /><connectionkind="clock"version="13.1"start="altpll_0.c0"end="fm_3d_wrapper_0.clock_sink" /><interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" /><interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" /></system>
Go to most recent revision | Compare with Previous | Blame | View Log