URL
https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk
Subversion Repositories xmatchpro
[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [Fifo_test.gise] - Rev 9
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema"><!-- --><!-- For tool use only. Do not edit. --><!-- --><!-- ProjectNavigator created generated project file. --><!-- For use in tracking generated file and other information --><!-- allowing preservation of process status. --><!-- --><!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. --><version xmlns="http://www.xilinx.com/XMLSchema">11.1</version><sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Fifo_test.xise"/><files xmlns="http://www.xilinx.com/XMLSchema"><file xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_test_guide.ncd" xil_pn:origination="imported"/><file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/><file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/fifo_32x512.sym" xil_pn:origination="imported"/><file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/><file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/><file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/><file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/><file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/><file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/><file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/></files><transforms xmlns="http://www.xilinx.com/XMLSchema"><transform xil_pn:end_ts="1437390149" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1437390148"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/></transform><transform xil_pn:end_ts="1441295486" xil_pn:in_ck="3211912915541319513" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1441295485"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/><outfile xil_pn:name="fifo_test.vhd"/><outfile xil_pn:name="lib/dzx/attributes_pkg.vhd"/><outfile xil_pn:name="lib/dzx/bit_arith_pkg.vhd"/><outfile xil_pn:name="lib/dzx/bit_arith_pkg_body.vhd"/><outfile xil_pn:name="lib/dzx/bit_utils_pkg.vhd"/><outfile xil_pn:name="lib/dzx/bit_utils_pkg_body.vhd"/><outfile xil_pn:name="lib/xil_lib/DP_RAM_XILINX_256.vhd"/><outfile xil_pn:name="lib/xil_lib/DP_RAM_XILINX_512.vhd"/><outfile xil_pn:name="lib/xil_lib/DP_RAM_XILINX_MASK.vhd"/><outfile xil_pn:name="lib/xil_lib/xil_comp.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_READ.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_READ_9BITS.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_WRITE.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_WRITE_9BITS.vhd"/><outfile xil_pn:name="src/CODING_BUFFER_64_32.vhd"/><outfile xil_pn:name="src/CODING_BUFFER_CU.vhd"/><outfile xil_pn:name="src/DECODING_BUFFER_32_64_2.vhd"/><outfile xil_pn:name="src/DECODING_BUFFER_CU_2.vhd"/><outfile xil_pn:name="src/PIPELINE_R0.vhd"/><outfile xil_pn:name="src/PIPELINE_R1.vhd"/><outfile xil_pn:name="src/PIPELINE_R1_D.vhd"/><outfile xil_pn:name="src/PIPELINE_R2_D.vhd"/><outfile xil_pn:name="src/PIPELINE_R4.vhd"/><outfile xil_pn:name="src/RLI_CCU.vhd"/><outfile xil_pn:name="src/RLI_CR.vhd"/><outfile xil_pn:name="src/RLI_DCU.vhd"/><outfile xil_pn:name="src/RLI_DR.vhd"/><outfile xil_pn:name="src/RLI_coding_logic.vhd"/><outfile xil_pn:name="src/assembler.vhd"/><outfile xil_pn:name="src/assembler_register.vhd"/><outfile xil_pn:name="src/assembling_unit.vhd"/><outfile xil_pn:name="src/bsl_tc_2_c.vhd"/><outfile xil_pn:name="src/bsl_tc_2_d.vhd"/><outfile xil_pn:name="src/c_bs_counter_c.vhd"/><outfile xil_pn:name="src/c_bs_counter_d.vhd"/><outfile xil_pn:name="src/cam_array_zero.vhd"/><outfile xil_pn:name="src/cam_bit.vhd"/><outfile xil_pn:name="src/cam_byte.vhd"/><outfile xil_pn:name="src/cam_word_zero.vhd"/><outfile xil_pn:name="src/cm_assembler.vhd"/><outfile xil_pn:name="src/cml_assembler.vhd"/><outfile xil_pn:name="src/control_reg.vhd"/><outfile xil_pn:name="src/count_delay.vhd"/><outfile xil_pn:name="src/crc_unit_c_32.vhd"/><outfile xil_pn:name="src/crc_unit_d_32.vhd"/><outfile xil_pn:name="src/csm_c_2.vhd"/><outfile xil_pn:name="src/csm_d.vhd"/><outfile xil_pn:name="src/decode4_16_inv.vhd"/><outfile xil_pn:name="src/decode_logic_pbc.vhd"/><outfile xil_pn:name="src/decode_miss_2.vhd"/><outfile xil_pn:name="src/decode_mt_2.vhd"/><outfile xil_pn:name="src/decomp_assem_9.vhd"/><outfile xil_pn:name="src/decomp_decode_4.vhd"/><outfile xil_pn:name="src/encode16_4.vhd"/><outfile xil_pn:name="src/full_match_d.vhd"/><outfile xil_pn:name="src/input_buffer_32_32.vhd"/><outfile xil_pn:name="src/input_buffer_cu.vhd"/><outfile xil_pn:name="src/input_counter.vhd"/><outfile xil_pn:name="src/input_counter_9bits.vhd"/><outfile xil_pn:name="src/latch133.vhd"/><outfile xil_pn:name="src/latch6.vhd"/><outfile xil_pn:name="src/latch7.vhd"/><outfile xil_pn:name="src/latch98.vhd"/><outfile xil_pn:name="src/lc_assembler.vhd"/><outfile xil_pn:name="src/length_selection_2.vhd"/><outfile xil_pn:name="src/level1r.vhd"/><outfile xil_pn:name="src/level1rc.vhd"/><outfile xil_pn:name="src/level1rd.vhd"/><outfile xil_pn:name="src/level2_4ca.vhd"/><outfile xil_pn:name="src/level2_4d_pbc.vhd"/><outfile xil_pn:name="src/location_equal.vhd"/><outfile xil_pn:name="src/mask_bit.vhd"/><outfile xil_pn:name="src/mask_word.vhd"/><outfile xil_pn:name="src/max_pbc_length_2.vhd"/><outfile xil_pn:name="src/mc_mux_3c.vhd"/><outfile xil_pn:name="src/mc_mux_3d.vhd"/><outfile xil_pn:name="src/mg_logic_2.vhd"/><outfile xil_pn:name="src/miss_type_coder.vhd"/><outfile xil_pn:name="src/mld_decode.vhd"/><outfile xil_pn:name="src/mld_dprop.vhd"/><outfile xil_pn:name="src/mld_dprop_5.vhd"/><outfile xil_pn:name="src/mld_logic_3_1_2.vhd"/><outfile xil_pn:name="src/mld_logic_3_2_2.vhd"/><outfile xil_pn:name="src/mt_coder.vhd"/><outfile xil_pn:name="src/mux_ram.vhd"/><outfile xil_pn:name="src/nfl_counters2.vhd"/><outfile xil_pn:name="src/ob_assem.vhd"/><outfile xil_pn:name="src/ob_assembler.vhd"/><outfile xil_pn:name="src/oda_cell_2.vhd"/><outfile xil_pn:name="src/oda_cell_2_d.vhd"/><outfile xil_pn:name="src/oda_cell_2_d_1.vhd"/><outfile xil_pn:name="src/oda_register.vhd"/><outfile xil_pn:name="src/oda_register_d.vhd"/><outfile xil_pn:name="src/out_register.vhd"/><outfile xil_pn:name="src/output_buffer_32_32.vhd"/><outfile xil_pn:name="src/output_buffer_cu.vhd"/><outfile xil_pn:name="src/ov_latch.vhd"/><outfile xil_pn:name="src/parser.vhd"/><outfile xil_pn:name="src/parser_concatenator.vhd"/><outfile xil_pn:name="src/parser_register.vhd"/><outfile xil_pn:name="src/parsing_unit.vhd"/><outfile xil_pn:name="src/pc_generate.vhd"/><outfile xil_pn:name="src/pointer_1.vhd"/><outfile xil_pn:name="src/pointer_10.vhd"/><outfile xil_pn:name="src/pointer_11.vhd"/><outfile xil_pn:name="src/pointer_12.vhd"/><outfile xil_pn:name="src/pointer_13.vhd"/><outfile xil_pn:name="src/pointer_14.vhd"/><outfile xil_pn:name="src/pointer_15.vhd"/><outfile xil_pn:name="src/pointer_2.vhd"/><outfile xil_pn:name="src/pointer_3.vhd"/><outfile xil_pn:name="src/pointer_4.vhd"/><outfile xil_pn:name="src/pointer_5.vhd"/><outfile xil_pn:name="src/pointer_6.vhd"/><outfile xil_pn:name="src/pointer_7.vhd"/><outfile xil_pn:name="src/pointer_8.vhd"/><outfile xil_pn:name="src/pointer_9.vhd"/><outfile xil_pn:name="src/pointer_array.vhd"/><outfile xil_pn:name="src/pointer_first.vhd"/><outfile xil_pn:name="src/reg_file_c.vhd"/><outfile xil_pn:name="src/reg_file_d.vhd"/><outfile xil_pn:name="src/reg_temp.vhd"/><outfile xil_pn:name="src/rli_counter_c.vhd"/><outfile xil_pn:name="src/rli_counter_d.vhd"/><outfile xil_pn:name="src/shift_literal.vhd"/><outfile xil_pn:name="src/sreg.vhd"/><outfile xil_pn:name="src/sync_ram_register.vhd"/><outfile xil_pn:name="src/tech_package.vhd"/><outfile xil_pn:name="tb.vhd"/></transform><transform xil_pn:end_ts="1437390149" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434870115928851094" xil_pn:start_ts="1437390149"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/></transform><transform xil_pn:end_ts="1437390149" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2595984552536270008" xil_pn:start_ts="1437390149"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/></transform><transform xil_pn:end_ts="1437390149" xil_pn:in_ck="-1383914732706890305" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1242910290879437933" xil_pn:start_ts="1437390149"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/><outfile xil_pn:name="ipcore_dir/fifo_32x512.ngc"/><outfile xil_pn:name="ipcore_dir/fifo_32x512.vhd"/></transform><transform xil_pn:end_ts="1441295486" xil_pn:in_ck="3211912915541319513" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1441295486"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/><outfile xil_pn:name="fifo_test.vhd"/><outfile xil_pn:name="lib/dzx/attributes_pkg.vhd"/><outfile xil_pn:name="lib/dzx/bit_arith_pkg.vhd"/><outfile xil_pn:name="lib/dzx/bit_arith_pkg_body.vhd"/><outfile xil_pn:name="lib/dzx/bit_utils_pkg.vhd"/><outfile xil_pn:name="lib/dzx/bit_utils_pkg_body.vhd"/><outfile xil_pn:name="lib/xil_lib/DP_RAM_XILINX_256.vhd"/><outfile xil_pn:name="lib/xil_lib/DP_RAM_XILINX_512.vhd"/><outfile xil_pn:name="lib/xil_lib/DP_RAM_XILINX_MASK.vhd"/><outfile xil_pn:name="lib/xil_lib/xil_comp.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_READ.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_READ_9BITS.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_WRITE.vhd"/><outfile xil_pn:name="src/BUFFER_COUNTER_WRITE_9BITS.vhd"/><outfile xil_pn:name="src/CODING_BUFFER_64_32.vhd"/><outfile xil_pn:name="src/CODING_BUFFER_CU.vhd"/><outfile xil_pn:name="src/DECODING_BUFFER_32_64_2.vhd"/><outfile xil_pn:name="src/DECODING_BUFFER_CU_2.vhd"/><outfile xil_pn:name="src/PIPELINE_R0.vhd"/><outfile xil_pn:name="src/PIPELINE_R1.vhd"/><outfile xil_pn:name="src/PIPELINE_R1_D.vhd"/><outfile xil_pn:name="src/PIPELINE_R2_D.vhd"/><outfile xil_pn:name="src/PIPELINE_R4.vhd"/><outfile xil_pn:name="src/RLI_CCU.vhd"/><outfile xil_pn:name="src/RLI_CR.vhd"/><outfile xil_pn:name="src/RLI_DCU.vhd"/><outfile xil_pn:name="src/RLI_DR.vhd"/><outfile xil_pn:name="src/RLI_coding_logic.vhd"/><outfile xil_pn:name="src/assembler.vhd"/><outfile xil_pn:name="src/assembler_register.vhd"/><outfile xil_pn:name="src/assembling_unit.vhd"/><outfile xil_pn:name="src/bsl_tc_2_c.vhd"/><outfile xil_pn:name="src/bsl_tc_2_d.vhd"/><outfile xil_pn:name="src/c_bs_counter_c.vhd"/><outfile xil_pn:name="src/c_bs_counter_d.vhd"/><outfile xil_pn:name="src/cam_array_zero.vhd"/><outfile xil_pn:name="src/cam_bit.vhd"/><outfile xil_pn:name="src/cam_byte.vhd"/><outfile xil_pn:name="src/cam_word_zero.vhd"/><outfile xil_pn:name="src/cm_assembler.vhd"/><outfile xil_pn:name="src/cml_assembler.vhd"/><outfile xil_pn:name="src/control_reg.vhd"/><outfile xil_pn:name="src/count_delay.vhd"/><outfile xil_pn:name="src/crc_unit_c_32.vhd"/><outfile xil_pn:name="src/crc_unit_d_32.vhd"/><outfile xil_pn:name="src/csm_c_2.vhd"/><outfile xil_pn:name="src/csm_d.vhd"/><outfile xil_pn:name="src/decode4_16_inv.vhd"/><outfile xil_pn:name="src/decode_logic_pbc.vhd"/><outfile xil_pn:name="src/decode_miss_2.vhd"/><outfile xil_pn:name="src/decode_mt_2.vhd"/><outfile xil_pn:name="src/decomp_assem_9.vhd"/><outfile xil_pn:name="src/decomp_decode_4.vhd"/><outfile xil_pn:name="src/encode16_4.vhd"/><outfile xil_pn:name="src/full_match_d.vhd"/><outfile xil_pn:name="src/input_buffer_32_32.vhd"/><outfile xil_pn:name="src/input_buffer_cu.vhd"/><outfile xil_pn:name="src/input_counter.vhd"/><outfile xil_pn:name="src/input_counter_9bits.vhd"/><outfile xil_pn:name="src/latch133.vhd"/><outfile xil_pn:name="src/latch6.vhd"/><outfile xil_pn:name="src/latch7.vhd"/><outfile xil_pn:name="src/latch98.vhd"/><outfile xil_pn:name="src/lc_assembler.vhd"/><outfile xil_pn:name="src/length_selection_2.vhd"/><outfile xil_pn:name="src/level1r.vhd"/><outfile xil_pn:name="src/level1rc.vhd"/><outfile xil_pn:name="src/level1rd.vhd"/><outfile xil_pn:name="src/level2_4ca.vhd"/><outfile xil_pn:name="src/level2_4d_pbc.vhd"/><outfile xil_pn:name="src/location_equal.vhd"/><outfile xil_pn:name="src/mask_bit.vhd"/><outfile xil_pn:name="src/mask_word.vhd"/><outfile xil_pn:name="src/max_pbc_length_2.vhd"/><outfile xil_pn:name="src/mc_mux_3c.vhd"/><outfile xil_pn:name="src/mc_mux_3d.vhd"/><outfile xil_pn:name="src/mg_logic_2.vhd"/><outfile xil_pn:name="src/miss_type_coder.vhd"/><outfile xil_pn:name="src/mld_decode.vhd"/><outfile xil_pn:name="src/mld_dprop.vhd"/><outfile xil_pn:name="src/mld_dprop_5.vhd"/><outfile xil_pn:name="src/mld_logic_3_1_2.vhd"/><outfile xil_pn:name="src/mld_logic_3_2_2.vhd"/><outfile xil_pn:name="src/mt_coder.vhd"/><outfile xil_pn:name="src/mux_ram.vhd"/><outfile xil_pn:name="src/nfl_counters2.vhd"/><outfile xil_pn:name="src/ob_assem.vhd"/><outfile xil_pn:name="src/ob_assembler.vhd"/><outfile xil_pn:name="src/oda_cell_2.vhd"/><outfile xil_pn:name="src/oda_cell_2_d.vhd"/><outfile xil_pn:name="src/oda_cell_2_d_1.vhd"/><outfile xil_pn:name="src/oda_register.vhd"/><outfile xil_pn:name="src/oda_register_d.vhd"/><outfile xil_pn:name="src/out_register.vhd"/><outfile xil_pn:name="src/output_buffer_32_32.vhd"/><outfile xil_pn:name="src/output_buffer_cu.vhd"/><outfile xil_pn:name="src/ov_latch.vhd"/><outfile xil_pn:name="src/parser.vhd"/><outfile xil_pn:name="src/parser_concatenator.vhd"/><outfile xil_pn:name="src/parser_register.vhd"/><outfile xil_pn:name="src/parsing_unit.vhd"/><outfile xil_pn:name="src/pc_generate.vhd"/><outfile xil_pn:name="src/pointer_1.vhd"/><outfile xil_pn:name="src/pointer_10.vhd"/><outfile xil_pn:name="src/pointer_11.vhd"/><outfile xil_pn:name="src/pointer_12.vhd"/><outfile xil_pn:name="src/pointer_13.vhd"/><outfile xil_pn:name="src/pointer_14.vhd"/><outfile xil_pn:name="src/pointer_15.vhd"/><outfile xil_pn:name="src/pointer_2.vhd"/><outfile xil_pn:name="src/pointer_3.vhd"/><outfile xil_pn:name="src/pointer_4.vhd"/><outfile xil_pn:name="src/pointer_5.vhd"/><outfile xil_pn:name="src/pointer_6.vhd"/><outfile xil_pn:name="src/pointer_7.vhd"/><outfile xil_pn:name="src/pointer_8.vhd"/><outfile xil_pn:name="src/pointer_9.vhd"/><outfile xil_pn:name="src/pointer_array.vhd"/><outfile xil_pn:name="src/pointer_first.vhd"/><outfile xil_pn:name="src/reg_file_c.vhd"/><outfile xil_pn:name="src/reg_file_d.vhd"/><outfile xil_pn:name="src/reg_temp.vhd"/><outfile xil_pn:name="src/rli_counter_c.vhd"/><outfile xil_pn:name="src/rli_counter_d.vhd"/><outfile xil_pn:name="src/shift_literal.vhd"/><outfile xil_pn:name="src/sreg.vhd"/><outfile xil_pn:name="src/sync_ram_register.vhd"/><outfile xil_pn:name="src/tech_package.vhd"/><outfile xil_pn:name="tb.vhd"/></transform><transform xil_pn:end_ts="1441295516" xil_pn:in_ck="4152506850613018160" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5203933272780256694" xil_pn:start_ts="1441295486"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/><outfile xil_pn:name="fuse.log"/><outfile xil_pn:name="isim"/><outfile xil_pn:name="isim.log"/><outfile xil_pn:name="testbench_beh.prj"/><outfile xil_pn:name="testbench_isim_beh.exe"/><outfile xil_pn:name="xilinxsim.ini"/></transform><transform xil_pn:end_ts="1441295517" xil_pn:in_ck="7130759491340027311" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2862393209661002979" xil_pn:start_ts="1441295516"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/><outfile xil_pn:name="isim.cmd"/><outfile xil_pn:name="isim.log"/><outfile xil_pn:name="testbench_isim_beh.wdb"/></transform><transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy"><status xil_pn:value="SuccessfullyRun"/><status xil_pn:value="ReadyToRun"/></transform></transforms></generated_project>