OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [system/] [S2BOARD_SIM.vhdl] - Rev 39

Go to most recent revision | Compare with Previous | Blame | View Log

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
 
ENTITY S2BOARD_SIM IS
END ENTITY S2BOARD_SIM;
 
ARCHITECTURE Structural OF S2BOARD_SIM IS
 
  COMPONENT S2 IS
 
    PORT (
      CLOCK  : IN  STD_LOGIC;
      RESET  : IN  STD_LOGIC;
      LED    : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
      SWITCH : IN  STD_LOGIC_VECTOR(7 DOWNTO 0);
      BUTTON : IN  STD_LOGIC_VECTOR(4 DOWNTO 0));
 
  END COMPONENT S2;
 
  SIGNAL CLOCK  : STD_LOGIC                    := '0';
  SIGNAL RESET  : STD_LOGIC                    := '0';
  SIGNAL SWITCH : STD_LOGIC_VECTOR(7 DOWNTO 0) := (OTHERS => '0');
  SIGNAL BUTTON : STD_LOGIC_VECTOR(4 DOWNTO 0) := (OTHERS => '0');
  SIGNAL LED    : STD_LOGIC_VECTOR(7 DOWNTO 0) := (OTHERS => '0');
 
BEGIN  -- ARCHITECTURE Structural
 
  CLK1 : PROCESS IS
  BEGIN  -- PROCESS CLK1
    CLOCK <= '0';
    WAIT FOR 5 NS;
    CLOCK <= '1';
    WAIT FOR 5 NS;
  END PROCESS CLK1;
 
  RST1 : PROCESS IS
  BEGIN
    WAIT FOR 23 NS;
    RESET <= '1';
    WAIT FOR 16 NS;
    RESET <= '0';
    WAIT;
  END PROCESS RST1;
 
  BOARD1 : S2
    PORT MAP (
      CLOCK  => CLOCK,
      RESET  => RESET,
      LED    => LED,
      SWITCH => SWITCH,
      BUTTON => BUTTON);
 
END ARCHITECTURE Structural;
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.