OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [ss/] [arch/] [board.vhdl] - Rev 36

Go to most recent revision | Compare with Previous | Blame | View Log

-- This is the architecture of the board
-- It defines the bus system and is used as the main structure
-- to add devices.
-- These devices can be:
-- - Memory
-- - Cache controller
-- - CPU
-- - Input devices
-- - Output devices
 
-- The main goal of the system is to provide the bus, the bus
-- controller for arbitration between bus masters, the control
-- signals, the data and address signals, the data protocol
-- and the address decoding.
 
-- It should be possible to generate this file based upon a
-- description of the different devices.
 
ARCHITECTURE Structural OF board IS
 
  -- Definition of buses
 
BEGIN  -- ARCHITECTURE Structural
 
 
 
END ARCHITECTURE Structural;
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.