URL
https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk
Subversion Repositories xulalx25soc
[/] [xulalx25soc/] [trunk/] [Makefile] - Rev 117
Compare with Previous | Blame | View Log
#################################################################################### Filename: Makefile#### Project: XuLA2 board#### Purpose: A master project makefile. It tries to build all targets## within the project, mostly by directing subdirectory makes.###### Creator: Dan Gisselquist, Ph.D.## Gisselquist Technology, LLC###################################################################################### Copyright (C) 2015, Gisselquist Technology, LLC#### This program is free software (firmware): you can redistribute it and/or## modify it under the terms of the GNU General Public License as published## by the Free Software Foundation, either version 3 of the License, or (at## your option) any later version.#### This program is distributed in the hope that it will be useful, but WITHOUT## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License## for more details.#### License: GPL, v3, as defined and found on www.gnu.org,## http:##www.gnu.org/licenses/gpl.html########################################################################################.PHONY: allall: datestamp verilated sw bench# Could also depend upon load, if desired, but not necessaryBENCH := `find bench -name Makefile` `find bench -name "*.cpp"` `find bench -name "*.h"`RTL := `find rtl -name "*.v"` `find rtl -name Makefile`NOTES := `find . -name "*.txt"` `find . -name "*.html"`SW := `find sw -name "*.cpp"` `find sw -name "*.h"` \`find sw -name "*.sh"` `find sw -name "*.py"` \`find sw -name "*.pl"` `find sw -name Makefile`DEVSW := `find sw-board -name "*.cpp"` `find sw-board -name "*.h" \`find sw-board -name Makefile`PROJ := xilinx/xula.prj xilinx/xula.xise xilinx/xula.xst \xilinx/xula.ut xilinx/MakefileBIN := `find xilinx -name "*.bit"`CONSTRAINTS := xula.ucfYYMMDD:=`date +%Y%m%d`.PHONY: datestampdatestamp:@bash -c 'if [ ! -e $(YYMMDD)-build.v ]; then rm 20??????-build.v; perl xilinx/mkdatev.pl > $(YYMMDD)-build.v; rm -f rtl/builddate.v; fi'@bash -c 'if [ ! -e rtl/builddate.v ]; then cd rtl; cp ../$(YYMMDD)-build.v builddate.v; fi'.PHONY: archivearchive:tar --transform s,^,$(YYMMDD)-xula/, -chjf $(YYMMDD)-xula.tjz $(BENCH) $(SW) $(RTL) $(NOTES) $(PROJ) $(BIN) $(CONSTRAINTS).PHONY: rtlrtl: verilated.PHONY: verilatedverilated:cd rtl ; $(MAKE) --no-print-directory.PHONY: benchbench: rtlcd bench/cpp ; $(MAKE) --no-print-directory.PHONY: swsw:cd sw ; $(MAKE) --no-print-directory.PHONY: bitbit:cd xilinx ; $(MAKE) --no-print-directory xula.bit.PHONY: loadload: bitxsload -b xula2-lx25 --fpga xilinx/xula.bit.PHONY: xloadxload:xsload -b xula2-lx25 --fpga xilinx/toplevel.bit.PHONY: timingtiming:cd xilinx ; $(MAKE) --no-print-directory timing
