Subversion Repositories xulalx25soc

//
//
// Filename: 	pipecmdr.h
//
// Project:	FPGA testbench utilities.
//
// Purpose:	This program attaches to a Verilated Verilog IP core.
//		It will not work apart from such a core.  Once attached,
//		it connects the simulated core to a controller via a
//		pipe interface designed to act like a UART.  Indeed, it
//		is hoped that the final interface would be via UART.  Until
//		that point, however, this is just a simple test facility
//		designed to verify that the  IP core works prior to such
//		actual hardware implementation.
//
// Creator:	Dan Gisselquist
//		Gisselquist Tecnology, LLC
//
// Copyright:	2015
//
//
#ifndef	PIPECMDR_H
#define	PIPECMDR_H
 
#include <sys/types.h>
#include <sys/socket.h>
#include <poll.h>
#include <unistd.h>
#include <arpa/inet.h>
 
#include "testb.h"
 
#define	PIPEBUFLEN	256
 
// At 115200 Baud, 8 bits of data, no parity and one stop bit, there will
// bit ten bits per character and therefore 8681 clocks per transfer
//	8681 ~= 100 MHz / 115200 (bauds / second) * 10 bauds / character
//
// #define	UARTLEN		8681 // Minimum ticks per character, 115200 Baud
//
// At 4MBaud, each bit takes 25 clocks.  10 bits would thus take 250 clocks
//		
// #define	UARTLEN		250 // Minimum ticks per character, 4M Baud
// #define	UARTLEN		1000 // Minimum ticks per character, 1M Hz
// #define	UARTLEN		8 // Minimum ticks per character
#define	UARTLEN		4096	//
 
template <class VA>	class	PIPECMDR : public TESTB<VA> {
	void	setup_listener(const int port) {
		struct	sockaddr_in	my_addr;
 
		printf("Listening on port %d\n", port);
 
		m_skt = socket(AF_INET, SOCK_STREAM, 0);
		if (m_skt < 0) {
			perror("Could not allocate socket: ");
			exit(-1);
		}
 
		// Set the reuse address option
		{
			int optv = 1, er;
			er = setsockopt(m_skt, SOL_SOCKET, SO_REUSEADDR, &optv, sizeof(optv));
			if (er != 0) {
				perror("SockOpt Err:");
				exit(-1);
			}
		}
 
		memset(&my_addr, 0, sizeof(struct sockaddr_in)); // clear structure
		my_addr.sin_family = AF_INET;
		my_addr.sin_addr.s_addr = htonl(INADDR_ANY);
		my_addr.sin_port = htons(port);
 
		if (bind(m_skt, (struct sockaddr *)&my_addr, sizeof(my_addr))!=0) {
			perror("BIND FAILED:");
			exit(-1);
		}
 
		if (listen(m_skt, 1) != 0) {
			perror("Listen failed:");
			exit(-1);
		}
	}
 
public:
	int	m_skt, m_con;
	char	m_txbuf[PIPEBUFLEN], m_rxbuf[PIPEBUFLEN];
	int	m_ilen, m_rxpos, m_txpos, m_uart_wait, m_tx_busy;
	bool	m_started_flag;
 
	PIPECMDR(const int port) : TESTB<VA>() {
		m_con = m_skt = -1;
		setup_listener(port);
		m_rxpos = m_txpos = m_ilen = 0;
		m_started_flag = false;
		m_uart_wait = 0; // Flow control into the FPGA
		m_tx_busy   = 0; // Flow control out of the FPGA
	}
 
	virtual	void	kill(void) {
		// Close any active connection
		if (m_con >= 0)	close(m_con);
		if (m_skt >= 0) close(m_skt);
	}
 
	virtual	void	tick(void) {
		if (m_con < 0) {
			// Can we accept a connection?
			struct	pollfd	pb;
 
			pb.fd = m_skt;
			pb.events = POLLIN;
			poll(&pb, 1, 0);
 
			if (pb.revents & POLLIN) {
				m_con = accept(m_skt, 0, 0);
 
				if (m_con < 0)
					perror("Accept failed:");
			}
		}
 
		TESTB<VA>::m_core->i_rx_stb = 0;
 
		if (m_uart_wait == 0) {
			if (m_ilen > 0) {
				// Is there a byte in our buffer somewhere?
				TESTB<VA>::m_core->i_rx_stb = 1;
				TESTB<VA>::m_core->i_rx_data = m_rxbuf[m_rxpos++];
				m_ilen--;
			} else if (m_con > 0) {
				// Is there a byte to be read here?
				struct	pollfd	pb;
				pb.fd = m_con;
				pb.events = POLLIN;
				if (poll(&pb, 1, 0) < 0)
					perror("Polling error:");
				if (pb.revents & POLLIN) {
					if ((m_ilen =recv(m_con, m_rxbuf, sizeof(m_rxbuf), MSG_DONTWAIT)) > 0) {
						m_rxbuf[m_ilen] = '\0';
						if (m_rxbuf[m_ilen-1] == '\n') {
							m_rxbuf[m_ilen-1] = '\0';
							printf("< \'%s\'\n", m_rxbuf);
							m_rxbuf[m_ilen-1] = '\n';
						} else printf("< \'%s\'\n", m_rxbuf);
						TESTB<VA>::m_core->i_rx_stb = 1;
						TESTB<VA>::m_core->i_rx_data = m_rxbuf[0];
						m_rxpos = 1; m_ilen--;
						m_started_flag = true;
					} else if (m_ilen < 0) {
						// An error occurred, close the connection
						// This could also be the
						// indication of a simple
						// connection close, so we deal
						// with this quietly.
						// perror("Read error: ");
						// fprintf(stderr, "Closing connection\n");
						close(m_con);
						m_con = -1;
					} else { // the connection closed on us
						close(m_con);
						m_con = -1;
					}
				}
			} m_uart_wait = (TESTB<VA>::m_core->i_rx_stb)?UARTLEN:0;
		} else {
			// Still working on transmitting a character
			m_uart_wait = m_uart_wait - 1;
		}
 
		/*
		if (TESTB<VA>::m_core->i_rx_stb) {
			putchar(TESTB<VA>::m_core->i_rx_data);
			fflush(stdout);
		}
		*/
		TESTB<VA>::tick();
 
		bool tx_accepted = false;
		if (m_tx_busy == 0) {
			if ((TESTB<VA>::m_core->o_tx_stb)&&(m_con > 0)) {
				m_txbuf[m_txpos++] = TESTB<VA>::m_core->o_tx_data;
				tx_accepted = true;
				if ((TESTB<VA>::m_core->o_tx_data == '\n')||(m_txpos >= sizeof(m_txbuf))) {
					int	snt = 0;
					snt = send(m_con, m_txbuf, m_txpos, 0);
 
					m_txbuf[m_txpos] = '\0';
					printf("> %s", m_txbuf);
					if (snt < m_txpos) {
						fprintf(stderr, "Only sent %d bytes!\n",
							snt);
					}
					m_txpos = 0;
				}
			}
		} else
			m_tx_busy--;
 
		if ((TESTB<VA>::m_core->o_tx_stb)&&(TESTB<VA>::m_core->i_tx_busy==0))
			m_tx_busy = UARTLEN;
		TESTB<VA>::m_core->i_tx_busy = (m_tx_busy != 0);
 
		if (0) {
			if ((m_tx_busy!=0)||(TESTB<VA>::m_core->i_tx_busy)
				||(TESTB<VA>::m_core->o_tx_stb)
				||(tx_accepted))
				printf("%4d %d %d %02x %s\n",
					m_tx_busy,
					TESTB<VA>::m_core->i_tx_busy,
					TESTB<VA>::m_core->o_tx_stb,
					TESTB<VA>::m_core->o_tx_data,
					(tx_accepted)?"READ!":"");
		}
 
 
		/*
		if((TESTB<VA>::m_core->o_wb_cyc)||(TESTB<VA>::m_core->o_wb_stb)){
			printf("BUS: %d,%d,%d %8x %8x\n",
				TESTB<VA>::m_core->o_wb_cyc,
				TESTB<VA>::m_core->o_wb_stb,
				TESTB<VA>::m_core->o_wb_we,
				TESTB<VA>::m_core->o_wb_addr,
				TESTB<VA>::m_core->o_wb_data);
		} else if (m_started_flag) {
			printf("%02x,%c,%d,%d,%02x -> %d,%d,%d, %2x,%2x,%2x\n",
				TESTB<VA>::m_core->i_rx_data,
				(TESTB<VA>::m_core->i_rx_stb)?(TESTB<VA>::m_core->i_rx_data):' ',
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__r_valid,
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__rx_eol,
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__rx_six_bits,
				//
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__o_rq_strobe,
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__o_rq_hold,
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__o_rq_we,
				//
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__state,
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__nreg,
				TESTB<VA>::m_core->v__DOT__decodewb__DOT__szreg);
		}
		*/
	}
};
 
#endif