URL
https://opencores.org/ocsvn/yacc/yacc/trunk
Subversion Repositories yacc
[/] [yacc/] [trunk/] [syn/] [altera/] [yacc.eda.rpt] - Rev 2
Go to most recent revision | Compare with Previous | Blame | View Log
EDA Netlist Writer report for yacc
Thu Apr 14 21:02:27 2005
Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. EDA Netlist Writer Summary
3. Simulation Tool Settings
4. Simulation Tool Generated Files
5. EDA Netlist Writer Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Any megafunction design, and related netlist (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only
to program PLD devices (but not masked PLD devices) from Altera. Any
other use of such megafunction design, netlist, support information,
device programming or simulation file, or any other related documentation
or information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to the
intellectual property, including patents, copyrights, trademarks, trade
secrets, or maskworks, embodied in any such megafunction design, netlist,
support information, device programming or simulation file, or any other
related documentation or information provided by Altera or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
+-------------------------------------------------------------------+
; EDA Netlist Writer Summary ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Thu Apr 14 21:02:27 2005 ;
; Revision Name ; yacc ;
; Top-level Entity Name ; yacc ;
; Family ; Cyclone ;
; Simulation Tool Writer ; Successful ;
+---------------------------+---------------------------------------+
+---------------------------------------------------------------------------+
; Simulation Tool Settings ;
+------------------------------------------------------+--------------------+
; Option ; Setting ;
+------------------------------------------------------+--------------------+
; Tool Name ; Custom Verilog HDL ;
; Generate Netlist for Functional Simulation Only ; Off ;
; Time scale ; 1 ps ;
; Truncate long hierarchy paths ; Off ;
; Map illegal Verilog HDL characters ; Off ;
; Flatten buses into individual nodes ; Off ;
; Maintain hierarchy ; Off ;
; Bring out device-wide set/reset signals as ports ; Off ;
; Output Excalibur stripe as a single module or entity ; Off ;
; Enable glitch filtering ; Off ;
+------------------------------------------------------+--------------------+
+-------------------------------------------------+
; Simulation Tool Generated Files ;
+-------------------------------------------------+
; Generated Files ;
+-------------------------------------------------+
; F:/yacc/syn/altera/simulation/custom/yacc.vo ;
; F:/yacc/syn/altera/simulation/custom/yacc_v.sdo ;
+-------------------------------------------------+
+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition
Info: Processing started: Thu Apr 14 20:59:58 2005
Info: Command: quartus_eda --lower_priority --import_settings_files=off --export_settings_files=off yacc -c yacc
Info: Generated files "yacc.vo" and "yacc_v.sdo" in directory "F:/yacc/syn/altera/simulation/custom/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
Info: Processing ended: Thu Apr 14 21:02:27 2005
Info: Elapsed time: 00:02:29
Go to most recent revision | Compare with Previous | Blame | View Log