URL
https://opencores.org/ocsvn/yacc/yacc/trunk
Subversion Repositories yacc
[/] [yacc/] [trunk/] [syn/] [xilinx/] [ram32x32_xilinx.versim_map] - Rev 4
Compare with Previous | Blame | View Log
ram32x32_xilinx.versim_map -- generated only for ProjNav status trackingSimulation Model Target: ModelSim SE (Verilog)