URL
https://opencores.org/ocsvn/yifive/yifive/trunk
Subversion Repositories yifive
[/] [yifive/] [trunk/] [caravel_yifive/] [verilog/] [rtl/] [syntacore/] [scr1/] [src/] [includes/] [scr1_memif.svh] - Rev 21
Compare with Previous | Blame | View Log
/// @file <scr1_memif.svh>
/// @brief Memory interface definitions file
///
`ifndef SCR1_MEMIF_SVH
`define SCR1_MEMIF_SVH
`include "scr1_arch_description.svh"
//-------------------------------------------------------------------------------
// Memory command enum
//-------------------------------------------------------------------------------
//typedef enum logic {
parameter SCR1_MEM_CMD_RD = 1'b0;
parameter SCR1_MEM_CMD_WR = 1'b1;
//`ifdef SCR1_XPROP_EN
// ,
parameter SCR1_MEM_CMD_ERROR = 'x;
//`endif // SCR1_XPROP_EN
//} type_scr1_mem_cmd_e;
//-------------------------------------------------------------------------------
// Memory data width enum
//-------------------------------------------------------------------------------
//typedef enum logic[1:0] {
parameter SCR1_MEM_WIDTH_BYTE = 2'b00;
parameter SCR1_MEM_WIDTH_HWORD = 2'b01;
parameter SCR1_MEM_WIDTH_WORD = 2'b10;
//`ifdef SCR1_XPROP_EN
// ,
parameter SCR1_MEM_WIDTH_ERROR = 'x;
//`endif // SCR1_XPROP_EN
//} type_scr1_mem_width_e;
//-------------------------------------------------------------------------------
// Memory response enum
//-------------------------------------------------------------------------------
//typedef enum logic[1:0] {
parameter SCR1_MEM_RESP_NOTRDY = 2'b00;
parameter SCR1_MEM_RESP_RDY_OK = 2'b01;
parameter SCR1_MEM_RESP_RDY_ER = 2'b10;
//`ifdef SCR1_XPROP_EN
// ,
parameter SCR1_MEM_RESP_ERROR = 'x;
//`endif // SCR1_XPROP_EN
//} type_scr1_mem_resp_e;
`endif // SCR1_MEMIF_SVH