Compare with Previous | Blame | View Log
PLL_Clocks_inst : PLL_Clocks PORT MAP ( inclk0 => inclk0_sig, c0 => c0_sig, c1 => c1_sig, c2 => c2_sig );