OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [sim/] [cpp/] [README.md] - Rev 209

Compare with Previous | Blame | View Log

## The C++ Simulator

This simulator was written as part of the last instruction set change.

It is now pretty much abandonware.

One problem with this simulation is that it was very difficult to integrate
peripherals and interrupts into it--more difficult than it is to integrate
these things into a Verilog design tested with Verilator.  As a result,
there's not much useful here.

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.