URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
Subversion Repositories zipcpu
[/] [zipcpu/] [trunk/] [sim/] [verilator/] [README.md] - Rev 209
Compare with Previous | Blame | View Log
## The ZipCPU's SimulatorThis directory contains the basic ZipCPU simulator.Ok, even this isn't the *best* simulator of the ZipCPU. While this simulator*is* fully functional, it only simulates the[ZipCPU](../../rtl/core/zipcpu.v), encased in either the[ZipSystem](../../rtl/zipsystem.v)or the [ZipBones](../../rtl/zipbones.v),plus [memory](memsim.cpp). This simulator doesn't handle any interactionswith the[flash](http://opencores.org/project,qspiflash), the[serial port](https://github.com/ZipCPU/wbuart32), the[SD-card](https://github.com/ZipCPU/sdspi), etc. All of these interactions(and more) are available from the[simulator](https://github.com/ZipCPU/zbasic/tree/master/sim/verilated)within the[ZBasic repository](https://github.com/ZipCPU/zbasic).However, this simulator *is* very basic to the CPU's functionality. If youjust want to know if the CPU works by itself, if it can properly execute theinstructions given to it--even to the point of testinginterrupts etc, then this simulation will work. It's just not fullyfunctional for testing all of the other peripheral components necessaryto make a CPU useful.
