URL
https://opencores.org/ocsvn/10_100m_ethernet-fifo_convertor/10_100m_ethernet-fifo_convertor/trunk
Subversion Repositories 10_100m_ethernet-fifo_convertor
[/] [10_100m_ethernet-fifo_convertor/] [testbench/] [wavefile/] [InitModule.vwf] - Rev 12
Compare with Previous | Blame | View Log
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
HEADER
{
VERSION = 1;
TIME_UNIT = ns;
DATA_OFFSET = 0.0;
DATA_DURATION = 1000000000.0;
SIMULATION_TIME = 1000000000.0;
GRID_PHASE = 0.0;
GRID_PERIOD = 10.0;
GRID_DUTY_CYCLE = 50;
}
SIGNAL("begin_input")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = OUTPUT;
PARENT = "";
}
SIGNAL("init_clk")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = INPUT;
PARENT = "";
}
SIGNAL("init_cnt")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = BUS;
WIDTH = 7;
LSB_INDEX = 0;
DIRECTION = REGISTERED;
PARENT = "";
}
SIGNAL("init_cnt[6]")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = REGISTERED;
PARENT = "init_cnt";
}
SIGNAL("init_cnt[5]")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = REGISTERED;
PARENT = "init_cnt";
}
SIGNAL("init_cnt[4]")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = REGISTERED;
PARENT = "init_cnt";
}
SIGNAL("init_cnt[3]")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = REGISTERED;
PARENT = "init_cnt";
}
SIGNAL("init_cnt[2]")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = REGISTERED;
PARENT = "init_cnt";
}
SIGNAL("init_cnt[1]")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = REGISTERED;
PARENT = "init_cnt";
}
SIGNAL("init_cnt[0]")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = REGISTERED;
PARENT = "init_cnt";
}
SIGNAL("phy_reset")
{
VALUE_TYPE = NINE_LEVEL_BIT;
SIGNAL_TYPE = SINGLE_BIT;
WIDTH = 1;
LSB_INDEX = -1;
DIRECTION = OUTPUT;
PARENT = "";
}
TRANSITION_LIST("begin_input")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 10850000.0;
LEVEL 1 FOR 989150000.0;
}
}
TRANSITION_LIST("init_clk")
{
NODE
{
REPEAT = 1;
NODE
{
REPEAT = 10000;
LEVEL 0 FOR 50000.0;
LEVEL 1 FOR 50000.0;
}
}
}
TRANSITION_LIST("init_cnt[6]")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 6350000.0;
LEVEL 1 FOR 993650000.0;
}
}
TRANSITION_LIST("init_cnt[5]")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 3150000.0;
LEVEL 1 FOR 3200000.0;
LEVEL 0 FOR 3200000.0;
LEVEL 1 FOR 990450000.0;
}
}
TRANSITION_LIST("init_cnt[4]")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 1550000.0;
NODE
{
REPEAT = 3;
LEVEL 1 FOR 1600000.0;
LEVEL 0 FOR 1600000.0;
}
LEVEL 1 FOR 988850000.0;
}
}
TRANSITION_LIST("init_cnt[3]")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 750000.0;
NODE
{
REPEAT = 6;
LEVEL 1 FOR 800000.0;
LEVEL 0 FOR 800000.0;
}
LEVEL 1 FOR 800000.0;
LEVEL 0 FOR 988850000.0;
}
}
TRANSITION_LIST("init_cnt[2]")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 350000.0;
NODE
{
REPEAT = 13;
LEVEL 1 FOR 400000.0;
LEVEL 0 FOR 400000.0;
}
LEVEL 1 FOR 400000.0;
LEVEL 0 FOR 988850000.0;
}
}
TRANSITION_LIST("init_cnt[1]")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 150000.0;
NODE
{
REPEAT = 27;
LEVEL 1 FOR 200000.0;
LEVEL 0 FOR 200000.0;
}
LEVEL 1 FOR 200000.0;
LEVEL 0 FOR 988850000.0;
}
}
TRANSITION_LIST("init_cnt[0]")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 50000.0;
NODE
{
REPEAT = 55;
LEVEL 1 FOR 100000.0;
LEVEL 0 FOR 100000.0;
}
LEVEL 1 FOR 100000.0;
LEVEL 0 FOR 988850000.0;
}
}
TRANSITION_LIST("phy_reset")
{
NODE
{
REPEAT = 1;
LEVEL 0 FOR 10250000.0;
LEVEL 1 FOR 989750000.0;
}
}
DISPLAY_LINE
{
CHANNEL = "init_clk";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 0;
TREE_LEVEL = 0;
}
DISPLAY_LINE
{
CHANNEL = "begin_input";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 1;
TREE_LEVEL = 0;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 2;
TREE_LEVEL = 0;
CHILDREN = 3, 4, 5, 6, 7, 8, 9;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt[6]";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 3;
TREE_LEVEL = 1;
PARENT = 2;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt[5]";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 4;
TREE_LEVEL = 1;
PARENT = 2;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt[4]";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 5;
TREE_LEVEL = 1;
PARENT = 2;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt[3]";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 6;
TREE_LEVEL = 1;
PARENT = 2;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt[2]";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 7;
TREE_LEVEL = 1;
PARENT = 2;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt[1]";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 8;
TREE_LEVEL = 1;
PARENT = 2;
}
DISPLAY_LINE
{
CHANNEL = "init_cnt[0]";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 9;
TREE_LEVEL = 1;
PARENT = 2;
}
DISPLAY_LINE
{
CHANNEL = "phy_reset";
EXPAND_STATUS = COLLAPSED;
RADIX = ASCII;
TREE_INDEX = 10;
TREE_LEVEL = 0;
}
TIME_BAR
{
TIME = 102400000;
MASTER = TRUE;
}
;