OpenCores
URL https://opencores.org/ocsvn/10_100m_ethernet-fifo_convertor/10_100m_ethernet-fifo_convertor/trunk

Subversion Repositories 10_100m_ethernet-fifo_convertor

[/] [10_100m_ethernet-fifo_convertor/] [verilog/] [Readme_important!!!!!.txt] - Rev 10

Go to most recent revision | Compare with Previous | Blame | View Log


Hi, everyone,
I am sorry these days because for having no time to update the document for a few times. Here I can provide the test cpp program, concise.cpp, by connecting the fifo_source and fifo_sink. In the environment of Linux, run "g++ -o main concise.cpp" and then "./main". When the program is running, then I must be able to know how to operate the IP core.

Although the document you downloaded is out of date, it can tell out some clue on how to design ethernet-fifo convertor. Now both the RxModule and TxModule are designed with RAM, so that it consume lesser resource.

This project has been tested on the hardware designed by myself. I have provide the circuit in the appendix of the document. You can use it directly. If you find something wrong with the codes or have any problem on the codes, please feel free to contact me.

Sincerely yours,
Renliang Gu
gurenliang@gmail.com
13 Dec. 2009

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.