URL
https://opencores.org/ocsvn/aes-128-ecb-encoder/aes-128-ecb-encoder/trunk
Subversion Repositories aes-128-ecb-encoder
[/] [aes-128-ecb-encoder/] [trunk/] [fpga/] [aes128_ecb_2017/] [aes128_ecb.srcs/] [sources_1/] [ip/] [axi_uartlite_module/] [axi_uartlite_module.xml] - Rev 2
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><spirit:vendor>xilinx.com</spirit:vendor><spirit:library>customized_ip</spirit:library><spirit:name>axi_uartlite_module</spirit:name><spirit:version>1.0</spirit:version><spirit:busInterfaces><spirit:busInterface><spirit:name>S_AXI</spirit:name><spirit:displayName>S_AXI</spirit:displayName><spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/><spirit:slave/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>ARADDR</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_araddr</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>ARREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_arready</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>ARVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_arvalid</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>AWADDR</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_awaddr</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>AWREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_awready</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>AWVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_awvalid</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>BREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_bready</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>BRESP</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_bresp</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>BVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_bvalid</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>RDATA</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rdata</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>RREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rready</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>RRESP</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rresp</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>RVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_rvalid</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>WDATA</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wdata</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>WREADY</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wready</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>WSTRB</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wstrb</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>WVALID</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_wvalid</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:parameters><spirit:parameter><spirit:name>DATA_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">32</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>PROTOCOL</spirit:name><spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>FREQ_HZ</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">100000000</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>ID_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>ADDR_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">4</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>AWUSER_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>ARUSER_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>WUSER_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>RUSER_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>BUSER_WIDTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>READ_WRITE_MODE</spirit:name><spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_BURST</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_LOCK</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_PROT</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_CACHE</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_QOS</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_REGION</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_WSTRB</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_BRESP</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>HAS_RRESP</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>SUPPORTS_NARROW_BURST</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>NUM_READ_OUTSTANDING</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>NUM_WRITE_OUTSTANDING</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>MAX_BURST_LENGTH</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>PHASE</spirit:name><spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.000</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>CLK_DOMAIN</spirit:name><spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN"/><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>NUM_READ_THREADS</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>NUM_WRITE_THREADS</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>RUSER_BITS_PER_BYTE</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>WUSER_BITS_PER_BYTE</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter></spirit:parameters></spirit:busInterface><spirit:busInterface><spirit:name>ACLK</spirit:name><spirit:displayName>aclk</spirit:displayName><spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/><spirit:slave/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>CLK</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_aclk</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:parameters><spirit:parameter><spirit:name>ASSOCIATED_BUSIF</spirit:name><spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value></spirit:parameter><spirit:parameter><spirit:name>ASSOCIATED_RESET</spirit:name><spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value></spirit:parameter><spirit:parameter><spirit:name>FREQ_HZ</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>PHASE</spirit:name><spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.000</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter><spirit:parameter><spirit:name>CLK_DOMAIN</spirit:name><spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN"/><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter></spirit:parameters></spirit:busInterface><spirit:busInterface><spirit:name>ARESETN</spirit:name><spirit:displayName>aresetn</spirit:displayName><spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/><spirit:slave/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>RST</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>s_axi_aresetn</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:parameters><spirit:parameter><spirit:name>POLARITY</spirit:name><spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY">ACTIVE_LOW</spirit:value></spirit:parameter></spirit:parameters></spirit:busInterface><spirit:busInterface><spirit:name>INTERRUPT</spirit:name><spirit:displayName>interrupt</spirit:displayName><spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/><spirit:master/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>INTERRUPT</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>interrupt</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:parameters><spirit:parameter><spirit:name>SENSITIVITY</spirit:name><spirit:value spirit:id="BUSIFPARAM_VALUE.INTERRUPT.SENSITIVITY">EDGE_RISING</spirit:value></spirit:parameter><spirit:parameter><spirit:name>PortWidth</spirit:name><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.INTERRUPT.PortWidth">1</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:parameterUsage>none</xilinx:parameterUsage></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter></spirit:parameters></spirit:busInterface><spirit:busInterface><spirit:name>UART</spirit:name><spirit:displayName>uart</spirit:displayName><spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/><spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/><spirit:master/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>RxD</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>rx</spirit:name></spirit:physicalPort></spirit:portMap><spirit:portMap><spirit:logicalPort><spirit:name>TxD</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>tx</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps><spirit:parameters><spirit:parameter><spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name><spirit:value spirit:id="BUSIFPARAM_VALUE.UART.BOARD.ASSOCIATED_PARAM">UARTLITE_BOARD_INTERFACE</spirit:value><spirit:vendorExtensions><xilinx:parameterInfo><xilinx:enablement><xilinx:presence>required</xilinx:presence></xilinx:enablement></xilinx:parameterInfo></spirit:vendorExtensions></spirit:parameter></spirit:parameters></spirit:busInterface></spirit:busInterfaces><spirit:memoryMaps><spirit:memoryMap><spirit:name>S_AXI</spirit:name><spirit:displayName>S_AXI_MEM</spirit:displayName><spirit:description>Memory Map for S_AXI</spirit:description><spirit:addressBlock><spirit:name>Reg</spirit:name><spirit:displayName>Reg</spirit:displayName><spirit:description>Register Block</spirit:description><spirit:baseAddress spirit:format="long">0</spirit:baseAddress><spirit:range spirit:format="long">4096</spirit:range><spirit:width spirit:format="long">32</spirit:width><spirit:usage>register</spirit:usage><spirit:access>read-write</spirit:access><spirit:register><spirit:name>RX_FIFO</spirit:name><spirit:displayName>RX FIFO</spirit:displayName><spirit:description>Receive data FIFO</spirit:description><spirit:addressOffset>0x0</spirit:addressOffset><spirit:size spirit:format="long">32</spirit:size><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:reset><spirit:value spirit:format="long">0x0</spirit:value></spirit:reset><spirit:field><spirit:name>RX_DATA</spirit:name><spirit:displayName>Receive Data</spirit:displayName><spirit:description>UART Receive Data</spirit:description><spirit:bitOffset>0</spirit:bitOffset><spirit:bitWidth spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id('MODELPARAM_VALUE.C_DATA_BITS')))">8</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field></spirit:register><spirit:register><spirit:name>TX_FIFO</spirit:name><spirit:displayName>TX FIFO</spirit:displayName><spirit:description>Transmit data FIFO</spirit:description><spirit:addressOffset>0x4</spirit:addressOffset><spirit:size spirit:format="long">32</spirit:size><spirit:volatile>true</spirit:volatile><spirit:access>write-only</spirit:access><spirit:reset><spirit:value spirit:format="long">0x0</spirit:value></spirit:reset><spirit:field><spirit:name>TX_DATA</spirit:name><spirit:displayName>Transmit Data</spirit:displayName><spirit:description>UART Transmit Data</spirit:description><spirit:bitOffset>0</spirit:bitOffset><spirit:bitWidth spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id('MODELPARAM_VALUE.C_DATA_BITS')))">8</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>write-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field></spirit:register><spirit:register><spirit:name>CTRL_REG</spirit:name><spirit:displayName>Control Register</spirit:displayName><spirit:description>UART Lite control register</spirit:description><spirit:addressOffset>0xC</spirit:addressOffset><spirit:size spirit:format="long">32</spirit:size><spirit:volatile>true</spirit:volatile><spirit:access>write-only</spirit:access><spirit:reset><spirit:value spirit:format="long">0x0</spirit:value></spirit:reset><spirit:field><spirit:name>RST_TXFIFO</spirit:name><spirit:displayName>Reset Tx FIFO</spirit:displayName><spirit:description>Reset/clear the transmit FIFOWriting a 1 to this bit position clears the transmit FIFO0 - Do nothing1 - Clear the transmit FIFO</spirit:description><spirit:bitOffset>0</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>write-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>RST_RXFIFO</spirit:name><spirit:displayName>Reset Rx FIFO</spirit:displayName><spirit:description>Reset/clear the receive FIFOWriting a 1 to this bit position clears the receive FIFO0 - Do nothing1 - Clear the receive FIFO</spirit:description><spirit:bitOffset>1</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>write-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>Enable_Intr</spirit:name><spirit:displayName>Enable interrupt</spirit:displayName><spirit:description>Enable interrupt for the AXI UART Lite0 - Disable interrupt signal1 - Enable interrupt signal</spirit:description><spirit:bitOffset>4</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>write-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field></spirit:register><spirit:register><spirit:name>STAT_REG</spirit:name><spirit:displayName>Status Register</spirit:displayName><spirit:description>UART Lite status register</spirit:description><spirit:addressOffset>0x8</spirit:addressOffset><spirit:size spirit:format="long">32</spirit:size><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:reset><spirit:value spirit:format="long">0x0</spirit:value></spirit:reset><spirit:field><spirit:name>RX_FIFO_Valid_Data</spirit:name><spirit:displayName>RX FIFO Valid Data</spirit:displayName><spirit:description>Indicates if the receive FIFO has data.0 - Receive FIFO is empty1 - Receive FIFO has data</spirit:description><spirit:bitOffset>0</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>RX_FIFO_Full</spirit:name><spirit:displayName>RX FIFO Full</spirit:displayName><spirit:description>Indicates if the receive FIFO is full.0 - Receive FIFO is not full1 - Receive FIFO is full</spirit:description><spirit:bitOffset>1</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>TX_FIFO_Empty</spirit:name><spirit:displayName>TX FIFO Empty</spirit:displayName><spirit:description>Indicates if the transmit FIFO is empty.0 - Transmit FIFO is not empty1 - Transmit FIFO is empty</spirit:description><spirit:bitOffset>2</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>TX_FIFO_Full</spirit:name><spirit:displayName>TX FIFO Full</spirit:displayName><spirit:description>Indicates if the transmit FIFO is full.0 - Transmit FIFO is not full1 - Transmit FIFO is full</spirit:description><spirit:bitOffset>3</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>Intr_Enabled</spirit:name><spirit:displayName>Interrupt Enabled</spirit:displayName><spirit:description>Indicates that interrupts is enabled.0 - Interrupt is disabled1 - Interrupt is enabled</spirit:description><spirit:bitOffset>4</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>Overrun_Error</spirit:name><spirit:displayName>Overrun Error</spirit:displayName><spirit:description>Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read. 0 - No overrun error has occurred 1 - Overrun error has occurred</spirit:description><spirit:bitOffset>5</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>Frame_Error</spirit:name><spirit:displayName>Frame Error</spirit:displayName><spirit:description>Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read. 0 - No frame error has occurred 1 - Frame error has occurred</spirit:description><spirit:bitOffset>6</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field><spirit:field><spirit:name>Parity_Error</spirit:name><spirit:displayName>Parity Error</spirit:displayName><spirit:description>Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read. 0 - No parity error has occurred 1 - Parity error has occurred</spirit:description><spirit:bitOffset>7</spirit:bitOffset><spirit:bitWidth spirit:format="long">1</spirit:bitWidth><spirit:volatile>true</spirit:volatile><spirit:access>read-only</spirit:access><spirit:writeValueConstraint><spirit:minimum>0</spirit:minimum><spirit:maximum>0</spirit:maximum></spirit:writeValueConstraint><spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable></spirit:field></spirit:register></spirit:addressBlock></spirit:memoryMap></spirit:memoryMaps><spirit:model><spirit:views><spirit:view><spirit:name>xilinx_veriloginstantiationtemplate</spirit:name><spirit:displayName>Verilog Instantiation Template</spirit:displayName><spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier><spirit:language>verilog</spirit:language><spirit:fileSetRef><spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Thu Jul 23 06:48:13 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:b1e5e5aa</spirit:value></spirit:parameter></spirit:parameters></spirit:view><spirit:view><spirit:name>xilinx_vhdlsynthesis</spirit:name><spirit:displayName>VHDL Synthesis</spirit:displayName><spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier><spirit:language>vhdl</spirit:language><spirit:fileSetRef><spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_axi_lite_ipif_3_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_lib_pkg_1_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_lib_srl_fifo_1_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Thu Jul 23 06:48:26 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:b1e5e5aa</spirit:value></spirit:parameter></spirit:parameters></spirit:view><spirit:view><spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name><spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName><spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier><spirit:language>vhdl</spirit:language><spirit:fileSetRef><spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Thu Jul 23 06:48:26 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:b1e5e5aa</spirit:value></spirit:parameter></spirit:parameters></spirit:view><spirit:view><spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name><spirit:displayName>VHDL Simulation</spirit:displayName><spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier><spirit:language>vhdl</spirit:language><spirit:fileSetRef><spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axi_lite_ipif_3_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_pkg_1_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_srl_fifo_1_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:localName></spirit:fileSetRef><spirit:fileSetRef><spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Thu Jul 23 06:48:26 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:7c7dc27c</spirit:value></spirit:parameter></spirit:parameters></spirit:view><spirit:view><spirit:name>xilinx_vhdlsimulationwrapper</spirit:name><spirit:displayName>VHDL Simulation Wrapper</spirit:displayName><spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier><spirit:language>vhdl</spirit:language><spirit:fileSetRef><spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Thu Jul 23 06:48:26 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:7c7dc27c</spirit:value></spirit:parameter></spirit:parameters></spirit:view><spirit:view><spirit:name>xilinx_implementation</spirit:name><spirit:displayName>Implementation</spirit:displayName><spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier><spirit:fileSetRef><spirit:localName>xilinx_implementation_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Thu Jul 23 06:48:26 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:b1e5e5aa</spirit:value></spirit:parameter></spirit:parameters></spirit:view><spirit:view><spirit:name>xilinx_versioninformation</spirit:name><spirit:displayName>Version Information</spirit:displayName><spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier><spirit:fileSetRef><spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Thu Jul 23 06:48:26 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:b1e5e5aa</spirit:value></spirit:parameter></spirit:parameters></spirit:view><spirit:view><spirit:name>xilinx_externalfiles</spirit:name><spirit:displayName>External Files</spirit:displayName><spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier><spirit:fileSetRef><spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName></spirit:fileSetRef><spirit:parameters><spirit:parameter><spirit:name>GENtimestamp</spirit:name><spirit:value>Wed Jul 29 12:22:05 UTC 2020</spirit:value></spirit:parameter><spirit:parameter><spirit:name>outputProductCRC</spirit:name><spirit:value>7:b1e5e5aa</spirit:value></spirit:parameter></spirit:parameters></spirit:view></spirit:views><spirit:ports><spirit:port><spirit:name>s_axi_aclk</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="1">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_aresetn</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">1</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>interrupt</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_awaddr</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left spirit:format="long">3</spirit:left><spirit:right spirit:format="long">0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic_vector</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="32">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_awvalid</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="1">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_awready</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_wdata</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left spirit:format="long">31</spirit:left><spirit:right spirit:format="long">0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic_vector</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="32">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_wstrb</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left spirit:format="long">3</spirit:left><spirit:right spirit:format="long">0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic_vector</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="4">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_wvalid</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="1">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_wready</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_bresp</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left spirit:format="long">1</spirit:left><spirit:right spirit:format="long">0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic_vector</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_bvalid</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_bready</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="1">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_araddr</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left spirit:format="long">3</spirit:left><spirit:right spirit:format="long">0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic_vector</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="32">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_arvalid</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="1">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_arready</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_rdata</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left spirit:format="long">31</spirit:left><spirit:right spirit:format="long">0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic_vector</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_rresp</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left spirit:format="long">1</spirit:left><spirit:right spirit:format="long">0</spirit:right></spirit:vector><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic_vector</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_rvalid</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port><spirit:port><spirit:name>s_axi_rready</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="1">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>rx</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:driver><spirit:defaultValue spirit:format="long" spirit:bitStringLength="1">0</spirit:defaultValue></spirit:driver></spirit:wire></spirit:port><spirit:port><spirit:name>tx</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>std_logic</spirit:typeName><spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef><spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef></spirit:wireTypeDef></spirit:wireTypeDefs></spirit:wire></spirit:port></spirit:ports><spirit:modelParameters><spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string"><spirit:name>C_FAMILY</spirit:name><spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_FAMILY">kintex7</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer"><spirit:name>C_S_AXI_ACLK_FREQ_HZ</spirit:name><spirit:displayName>AXI CLK Frequency</spirit:displayName><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ACLK_FREQ_HZ">100000000</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer"><spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name><spirit:displayName>C S Axi Addr Width</spirit:displayName><spirit:value spirit:format="long" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer"><spirit:name>C_S_AXI_DATA_WIDTH</spirit:name><spirit:displayName>Axi Data Width</spirit:displayName><spirit:value spirit:format="long" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer"><spirit:name>C_BAUDRATE</spirit:name><spirit:displayName>Baudrate</spirit:displayName><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_BAUDRATE">38400</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer"><spirit:name>C_DATA_BITS</spirit:name><spirit:displayName>Data Bits</spirit:displayName><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DATA_BITS" spirit:minimum="5" spirit:maximum="8" spirit:rangeType="long">8</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer"><spirit:name>C_USE_PARITY</spirit:name><spirit:displayName>Use Parity</spirit:displayName><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_USE_PARITY" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value></spirit:modelParameter><spirit:modelParameter spirit:dataType="integer"><spirit:name>C_ODD_PARITY</spirit:name><spirit:displayName>Odd Parity</spirit:displayName><spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ODD_PARITY" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value></spirit:modelParameter></spirit:modelParameters></spirit:model><spirit:choices><spirit:choice><spirit:name>choice_list_0739ee39</spirit:name><spirit:enumeration>Custom</spirit:enumeration><spirit:enumeration>rs232_uart</spirit:enumeration></spirit:choice><spirit:choice><spirit:name>choice_list_3bbfa9f1</spirit:name><spirit:enumeration>No_Parity</spirit:enumeration><spirit:enumeration>Odd</spirit:enumeration><spirit:enumeration>Even</spirit:enumeration></spirit:choice><spirit:choice><spirit:name>choice_list_d4196e9f</spirit:name><spirit:enumeration>110</spirit:enumeration><spirit:enumeration>300</spirit:enumeration><spirit:enumeration>1200</spirit:enumeration><spirit:enumeration>2400</spirit:enumeration><spirit:enumeration>4800</spirit:enumeration><spirit:enumeration>9600</spirit:enumeration><spirit:enumeration>19200</spirit:enumeration><spirit:enumeration>38400</spirit:enumeration><spirit:enumeration>57600</spirit:enumeration><spirit:enumeration>115200</spirit:enumeration><spirit:enumeration>128000</spirit:enumeration><spirit:enumeration>230400</spirit:enumeration></spirit:choice></spirit:choices><spirit:fileSets><spirit:fileSet><spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name><spirit:file><spirit:name>axi_uartlite_module.vho</spirit:name><spirit:userFileType>vhdlTemplate</spirit:userFileType></spirit:file><spirit:file><spirit:name>axi_uartlite_module.veo</spirit:name><spirit:userFileType>verilogTemplate</spirit:userFileType></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_axi_lite_ipif_3_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/axi_lite_ipif_v3_0_vh_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:logicalName>axi_lite_ipif_v3_0_4</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_lite_ipif" xilinx:version="3.0" xilinx:isGenerated="true" xilinx:checksum="19a13c85"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_lib_pkg_1_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/lib_pkg_v1_0_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:logicalName>lib_pkg_v1_0_2</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_pkg" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="7b6d6b71"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_lib_srl_fifo_1_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/lib_srl_fifo_v1_0_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:logicalName>lib_srl_fifo_v1_0_2</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_srl_fifo" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="4d35e89b"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/lib_cdc_v1_0_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:logicalName>lib_cdc_v1_0_2</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_cdc" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="726cb4eb"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name><spirit:file><spirit:name>axi_uartlite_module_ooc.xdc</spirit:name><spirit:userFileType>xdc</spirit:userFileType><spirit:userFileType>USED_IN_implementation</spirit:userFileType><spirit:userFileType>USED_IN_out_of_context</spirit:userFileType><spirit:userFileType>USED_IN_synthesis</spirit:userFileType></spirit:file><spirit:file><spirit:name>axi_uartlite_module.xdc</spirit:name><spirit:userFileType>xdc</spirit:userFileType></spirit:file><spirit:file><spirit:name>hdl/axi_uartlite_v2_0_vh_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:logicalName>axi_uartlite_v2_0_19</spirit:logicalName></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name><spirit:file><spirit:name>synth/axi_uartlite_module.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:logicalName>xil_defaultlib</spirit:logicalName></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_axi_lite_ipif_3_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/axi_lite_ipif_v3_0_vh_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:userFileType>USED_IN_ipstatic</spirit:userFileType><spirit:logicalName>axi_lite_ipif_v3_0_4</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_lite_ipif" xilinx:version="3.0" xilinx:isGenerated="true" xilinx:checksum="19a13c85"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_pkg_1_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/lib_pkg_v1_0_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:userFileType>USED_IN_ipstatic</spirit:userFileType><spirit:logicalName>lib_pkg_v1_0_2</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_pkg" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="7b6d6b71"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_srl_fifo_1_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/lib_srl_fifo_v1_0_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:userFileType>USED_IN_ipstatic</spirit:userFileType><spirit:logicalName>lib_srl_fifo_v1_0_2</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_srl_fifo" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="4d35e89b"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:name><spirit:file><spirit:name>hdl/lib_cdc_v1_0_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:userFileType>USED_IN_ipstatic</spirit:userFileType><spirit:logicalName>lib_cdc_v1_0_2</spirit:logicalName></spirit:file><spirit:vendorExtensions><xilinx:subCoreRef><xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_cdc" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="726cb4eb"><xilinx:mode xilinx:name="copy_mode"/></xilinx:componentRef></xilinx:subCoreRef></spirit:vendorExtensions></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name><spirit:file><spirit:name>hdl/axi_uartlite_v2_0_vh_rfs.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:userFileType>USED_IN_ipstatic</spirit:userFileType><spirit:logicalName>axi_uartlite_v2_0_19</spirit:logicalName></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name><spirit:file><spirit:name>sim/axi_uartlite_module.vhd</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:logicalName>xil_defaultlib</spirit:logicalName></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_implementation_view_fileset</spirit:name><spirit:file><spirit:name>axi_uartlite_module_board.xdc</spirit:name><spirit:userFileType>xdc</spirit:userFileType><spirit:userFileType>USED_IN_board</spirit:userFileType><spirit:userFileType>USED_IN_implementation</spirit:userFileType><spirit:userFileType>USED_IN_synthesis</spirit:userFileType></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_versioninformation_view_fileset</spirit:name><spirit:file><spirit:name>doc/axi_uartlite_v2_0_changelog.txt</spirit:name><spirit:userFileType>text</spirit:userFileType></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>xilinx_externalfiles_view_fileset</spirit:name><spirit:file><spirit:name>axi_uartlite_module.dcp</spirit:name><spirit:userFileType>dcp</spirit:userFileType><spirit:userFileType>USED_IN_implementation</spirit:userFileType><spirit:userFileType>USED_IN_synthesis</spirit:userFileType><spirit:logicalName>xil_defaultlib</spirit:logicalName></spirit:file><spirit:file><spirit:name>axi_uartlite_module_stub.v</spirit:name><spirit:fileType>verilogSource</spirit:fileType><spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType><spirit:logicalName>xil_defaultlib</spirit:logicalName></spirit:file><spirit:file><spirit:name>axi_uartlite_module_stub.vhdl</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType><spirit:logicalName>xil_defaultlib</spirit:logicalName></spirit:file><spirit:file><spirit:name>axi_uartlite_module_sim_netlist.v</spirit:name><spirit:fileType>verilogSource</spirit:fileType><spirit:userFileType>USED_IN_simulation</spirit:userFileType><spirit:userFileType>USED_IN_single_language</spirit:userFileType><spirit:logicalName>xil_defaultlib</spirit:logicalName></spirit:file><spirit:file><spirit:name>axi_uartlite_module_sim_netlist.vhdl</spirit:name><spirit:fileType>vhdlSource</spirit:fileType><spirit:userFileType>USED_IN_simulation</spirit:userFileType><spirit:userFileType>USED_IN_single_language</spirit:userFileType><spirit:logicalName>xil_defaultlib</spirit:logicalName></spirit:file></spirit:fileSet></spirit:fileSets><spirit:description>Generic UART (Universal Asynchronous Receiver/Transmitter) for AXI Interface</spirit:description><spirit:parameters><spirit:parameter><spirit:name>C_DATA_BITS</spirit:name><spirit:displayName>Data Bits</spirit:displayName><spirit:description>The number of data bits in the serial frame.</spirit:description><spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DATA_BITS" spirit:order="1400" spirit:minimum="5" spirit:maximum="8" spirit:rangeType="long">8</spirit:value></spirit:parameter><spirit:parameter><spirit:name>C_BAUDRATE</spirit:name><spirit:displayName>Baudrate</spirit:displayName><spirit:description>Baud rate of the AXI UART Lite in bits per second.</spirit:description><spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_BAUDRATE" spirit:choiceRef="choice_list_d4196e9f" spirit:order="1300">38400</spirit:value></spirit:parameter><spirit:parameter><spirit:name>C_S_AXI_ACLK_FREQ_HZ</spirit:name><spirit:displayName>AXI CLK Frequency</spirit:displayName><spirit:description>AXI4-Lite clock frequency range should be in between 10 to 300MHz.</spirit:description><spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ACLK_FREQ_HZ" spirit:order="1201">100000000</spirit:value></spirit:parameter><spirit:parameter><spirit:name>C_S_AXI_ACLK_FREQ_HZ_d</spirit:name><spirit:displayName>AXI CLK Frequency</spirit:displayName><spirit:description>AXI4-Lite clock frequency range should be in between 10 to 300MHz.</spirit:description><spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ACLK_FREQ_HZ_d" spirit:order="1200">100</spirit:value></spirit:parameter><spirit:parameter><spirit:name>Component_Name</spirit:name><spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_uartlite_module</spirit:value></spirit:parameter><spirit:parameter><spirit:name>PARITY</spirit:name><spirit:displayName>Parity</spirit:displayName><spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.PARITY" spirit:choiceRef="choice_list_3bbfa9f1" spirit:order="1100">No_Parity</spirit:value></spirit:parameter><spirit:parameter><spirit:name>C_USE_PARITY</spirit:name><spirit:displayName>Use Parity</spirit:displayName><spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_USE_PARITY" spirit:order="1101" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value></spirit:parameter><spirit:parameter><spirit:name>C_ODD_PARITY</spirit:name><spirit:displayName>Odd Parity</spirit:displayName><spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ODD_PARITY" spirit:order="1102" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value></spirit:parameter><spirit:parameter><spirit:name>USE_BOARD_FLOW</spirit:name><spirit:displayName>Generate Board based IO Constraints</spirit:displayName><spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_BOARD_FLOW" spirit:order="1103">false</spirit:value></spirit:parameter><spirit:parameter><spirit:name>UARTLITE_BOARD_INTERFACE</spirit:name><spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.UARTLITE_BOARD_INTERFACE" spirit:choiceRef="choice_list_0739ee39" spirit:order="1104">Custom</spirit:value></spirit:parameter></spirit:parameters><spirit:vendorExtensions><xilinx:coreExtensions><xilinx:displayName>AXI Uartlite</xilinx:displayName><xilinx:coreRevision>19</xilinx:coreRevision><xilinx:configElementInfos><xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_BAUDRATE" xilinx:valueSource="user"/></xilinx:configElementInfos></xilinx:coreExtensions><xilinx:packagingInfo><xilinx:xilinxVersion>2017.4</xilinx:xilinxVersion><xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="205d9700"/><xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="00000000"/><xilinx:checksum xilinx:scope="fileGroups" xilinx:value="372f193c"/><xilinx:checksum xilinx:scope="ports" xilinx:value="ca2ad2a5"/><xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="066283f2"/><xilinx:checksum xilinx:scope="parameters" xilinx:value="27618e8b"/></xilinx:packagingInfo></spirit:vendorExtensions></spirit:component>