OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] [docs/] [altor_spr.md] - Rev 41

Compare with Previous | Blame | View Log

´╗┐AltOR32 SPR Registers
=====================

### SPR_REG_VR

##### Description
Version register.

##### Encoding
`SPR_ADDR = 0x0000`

### SPR_REG_SR

##### Description
Status register (SR)

##### Encoding
`SPR_ADDR = 0x0011`

### SPR_REG_EPC

##### Description
Saved (prior to exception) PC register (EPC).

##### Encoding
`SPR_ADDR = 0x0020`

### SPR_REG_ESR

##### Description
Saved (prior to exception) status (SR) register (ESR).

##### Encoding
`SPR_ADDR = 0x0040`

### SR - Status Register

| Bit    | Description                    |  
| ------ | -------------------------------|  
| 2      | Interrupt enable.              |
| 9      | Flag status.                   |
| 10     | Carry out status.              |
| 17     | Instruction cache flush.       |
| 18     | Data cache flush.              |

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.