OpenCores
URL https://opencores.org/ocsvn/ao486/ao486/trunk

Subversion Repositories ao486

[/] [ao486/] [trunk/] [rtl/] [ao486/] [commands/] [CMD_SETcc.txt] - Rev 2

Compare with Previous | Blame | View Log


<defines>
`define CMD_SETcc       #AUTOGEN_NEXT_CMD
</defines>

<decode>
dec_ready_2byte_modregrm && decoder[7:4] == 4'h9
`CMD_SETcc
SET(dec_is_8bit);
SET(consume_modregrm_one);
</decode>

<read>
IF(rd_cmd == `CMD_SETcc);
        
    // dst: reg, src: -
    IF(rd_modregrm_mod == 2'b11);

        SET(rd_dst_is_rm);
        
        SET(rd_req_rm);
    ENDIF();

    // dst: memory, src: reg
    IF(rd_modregrm_mod != 2'b11);

        SET(rd_dst_is_memory);
        
        SET(rd_req_memory);
        
        SET(write_virtual_check);
        
        IF(~(write_virtual_check_ready)); SET(rd_waiting); ENDIF();
    ENDIF();
ENDIF();
</read>

<execute>
IF(exe_cmd == `CMD_SETcc);
     
    IF(exe_condition);
        SET(exe_result, 32'd1);
    ENDIF();

    IF(exe_mutex_current[`MUTEX_EFLAGS_BIT]); SET(exe_waiting); ENDIF();
ENDIF();
</execute>

<write>
IF(wr_cmd == `CMD_SETcc);
    IF(wr_dst_is_memory && ~(write_for_wr_ready)); SET(wr_waiting); ENDIF();
    
    SET(write_regrm,     wr_dst_is_rm);
    SET(write_virtual,   wr_dst_is_memory);
ENDIF();  
</write>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.