URL
https://opencores.org/ocsvn/cheap_ethernet/cheap_ethernet/trunk
Subversion Repositories cheap_ethernet
[/] [cheap_ethernet/] [trunk/] [Ethernet_test/] [_xmsgs/] [pn_parser.xmsgs] - Rev 3
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><!-- IMPORTANT: This is an internal file that has been generated --><!-- by the Xilinx ISE software. Any direct editing or --><!-- changes made to this file may result in unpredictable --><!-- behavior or data corruption. It is strongly advised that --><!-- users do not edit the contents of this file. --><!-- --><!-- Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved. --><messages><msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file "C:/Projects/Xilinx/Ethernet_test/EthernetRX.v" into library work</arg></msg><msg type="info" file="ProjectMgmt" num="1065" >"<arg fmt="%s" index="1">C:/Projects/Xilinx/Ethernet_test/EthernetRX.v</arg>" Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: 'C:/Projects/Xilinx/Ethernet/const.vh' in file "C:/Projects/Xilinx/Ethernet_test/EthernetRX.v" line 2</arg></msg><msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file "C:/Projects/Xilinx/Ethernet_test/EthernetTX.v" into library work</arg></msg><msg type="info" file="ProjectMgmt" num="1065" >"<arg fmt="%s" index="1">C:/Projects/Xilinx/Ethernet_test/EthernetTX.v</arg>" Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: 'C:/Projects/Xilinx/Ethernet/const.vh' in file "C:/Projects/Xilinx/Ethernet_test/EthernetTX.v" line 2</arg></msg><msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file "C:/Projects/Xilinx/Ethernet_test/TENBASET_RxD.v" into library work</arg></msg><msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file "C:/Projects/Xilinx/Ethernet_test/TENBASET_TxD.v" into library work</arg></msg><msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file "C:/Projects/Xilinx/Ethernet_test/ethernet_test.v" into library work</arg></msg><msg type="info" file="ProjectMgmt" num="1065" >"<arg fmt="%s" index="1">C:/Projects/Xilinx/Ethernet_test/ethernet_test.v</arg>" Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: 'C:/Projects/Xilinx/Ethernet/const.vh' in file "C:/Projects/Xilinx/Ethernet_test/ethernet_test.v" line 2</arg></msg></messages>