OpenCores
URL https://opencores.org/ocsvn/cpu8080/cpu8080/trunk

Subversion Repositories cpu8080

[/] [cpu8080/] [trunk/] [project/] [cpu8080_tbw.xwv_bak] - Rev 33

Compare with Previous | Blame | View Log

readio_DIFF readmem readmem_DIFF 
reset_n vsync_n vsync_n_DIFF waitr 
waitr_DIFF writeio writeio_DIFF writemem 
writemem_DIFF addr addr/testbench/addr      addr_DIFF    addr_DIFF/testbench/addr_DIFFb b/testbench/bb_DIFF b_DIFF/testbench/b_DIFFdata data/testbench/data g !g/testbench/g  "g_DIFF #g_DIFF/testbench/g_DIFF""$r %r/testbench/r$$&r_DIFF 'r_DIFF/testbench/r_DIFF&&(diag )diag/testbench/diag((* diag_DIFF +   diag_DIFF/testbench/diag_readio_DIFF/testbench/readio_DIFF


readmem/testbench/readmemreadmem_DIFF/testbench/readmem_DIFF
reset_n/testbench/reset_n


vsync_n/testbench/vsync_nvsync_n_DIFF/testbench/vsync_n_DIFFwaitr/testbench/waitr
waitr_DIFF/testbench/waitr_DIFFwriteio/testbench/writeiowriteio_DIFF/testbench/writeio_DIFFwritemem/testbench/writemem
writemem_DIFF/testbench/writemem_DIFFaddr/testbench/addr !"#$%&       addr_DIFF/testbench/addr_DIFF'()*+,-./01234567b/testbench/b89:;b_DIFF/testbench/b_DIFF<=>?data/testbench/data@ABCDEFGH!g/testbench/gIJKL#g_DIFF/testbench/g_DIFFMNOP%r/testbench/rQRST'r_DIFF/testbench/r_DIFFUVWX)diag/testbench/diagYZ[\1
Hb

)X

N
7
u
o/
P5
}B6
פ8
1;
^8<
?.B
l_C
 $H
MUI
N
.KO
[|P
AU
<rV
h\
ts
Uy
ܗ|
kگ
-ƻ
*


/

0R
0R



Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.