OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Simulation/] [Scripts/] [esoc_control_test_stim_99.txt] - Rev 41

Compare with Previous | Blame | View Log

-- ID:099
--
-- Search bookmarks: 
-- TBENCH CTRL   DARB   SARB   SENG   SCNT
-- P0CTRL P1CTRL P2CTRL P3CTRL P4CTRL P5CTRL P6CTRL P7CTRL 
-- P0CNT  P1CNT  P2CNT  P3CNT  P4CNT  P5CNT  P6CNT  P7CNT 
-- status: ERROR
--
--========================================================
-- Status & Control ESOC Control                (CTRL)
--========================================================
--
--========================================================
-- Status & Control ESOC Data Bus Arbiter       (DARB)
--========================================================
-- Port disable
mw 8800 00008003
wt 10
--========================================================
-- Status & Control ESOC Search Bus Arbiter     (SARB)
--========================================================
-- Port disable
--
-- Port weight
--
--========================================================
-- Status & Control ESOC Search Engine          (SENG)
--========================================================
-- Status and Control
mw 8810 00000020
wt 10
--========================================================
-- Status & Control ESOC Port 0               (P0CTRL)
--========================================================
----------------------------------------------------------
-- Status & Control ESOC Port MAC
----------------------------------------------------------
-- Revision
mr 0000 00000800
wt 10
-- Configuration
mw 0002 0400001B
wt 10
mr 0002 0400001B
wt 10
-- Maximum Frame Length
mw 0005 000005F2
wt 10
mr 0005 000005F2
wt 10
-- RX Almost Full Threshold, this threshold should not be
-- necessary, but when it is 0, the Altera MAC gets corrupt
-- when an overrun occurs!
mw 000C 00000003
wt 10
mr 000C 00000003
wt 10
-- Set SMI Address
mw 000F 00000000
wt 10
-- Write/Read SMI data
mw 0081 0000A55A
wt 10
mr 0081 0000A55A
wt 10
-- Write/Read SMI data
mw 009F 00005AA5
wt 10
mr 009F 00005AA5
wt 10
----------------------------------------------------------
-- Status & Control ESOC Port MAL
----------------------------------------------------------
-- Status and Control
mr 0180 00000001
wt 10
-- Default VLAN ID
mr 0181 00000001
wt 10
mw 0181 00000001
wt 10
mr 0181 00000001
wt 10
-- VLAN ID Membership (VID 1, 2047, 4095)
mw 0197 C0000001
wt 10
mw 0197 00000001
wt 10
mr 0197 40000000
wt 10
mw 0197 C00007FF
wt 10
mw 0197 000007FF
wt 10
mr 0197 40000000
wt 10
mw 0197 C0000FFF
wt 10
mw 0197 00000FFF
wt 10
mr 0197 40000000
wt 10
----------------------------------------------------------
-- Status & Control ESOC Port Processor
----------------------------------------------------------
-- Status and Control
mr 0190 00000000
wt 10
--========================================================
-- Counters ESOC Port 0                        (P0CNT)
--========================================================
----------------------------------------------------------
-- Counters ESOC Port MAC
----------------------------------------------------------
-- Outbound OK packets counter
mr 001a 00000000
wt 10
--
-- Inbound OK packets counter
mr 001b 00000004
wt 10
--
-- Inbound CRC Error packets counter
mr 001c 00000000
wt 10
--
-- Inbound Alignment Error packets counter
mr 001d 00000000
wt 10
----------------------------------------------------------
-- Counters ESOC Port Processor
----------------------------------------------------------
-- Outbound Done counter
mr 0196 00000000
wt 10
--
-- Outbound Drop counter
mr 0195 00000000
wt 10
--
-- Inbound Done counter
mr 0194 00000004
wt 10
--
-- Inbound Drop counter
mr 0193 00000000
wt 10
--
-- Search Done counter
mr 0192 00000004
wt 10
--
-- Search Drop counter
mr 0191 00000000
wt 10
--

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.