OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [sim/] [testlists/] [fwrisc_riscv_all_tests.tl] - Rev 2

Compare with Previous | Blame | View Log


tests/fwrisc_riscv_compliance_rv32i_I-ADD-01.f
tests/fwrisc_riscv_compliance_rv32i_I-ADDI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-AND-01.f
tests/fwrisc_riscv_compliance_rv32i_I-ANDI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-AUIPC-01.f
tests/fwrisc_riscv_compliance_rv32i_I-BEQ-01.f
tests/fwrisc_riscv_compliance_rv32i_I-BGE-01.f
tests/fwrisc_riscv_compliance_rv32i_I-BGEU-01.f
tests/fwrisc_riscv_compliance_rv32i_I-BLT-01.f
tests/fwrisc_riscv_compliance_rv32i_I-BLTU-01.f
tests/fwrisc_riscv_compliance_rv32i_I-BNE-01.f
tests/fwrisc_riscv_compliance_rv32i_I-CSRRC-01.f
tests/fwrisc_riscv_compliance_rv32i_I-CSRRCI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-CSRRS-01.f
tests/fwrisc_riscv_compliance_rv32i_I-CSRRSI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-CSRRW-01.f
tests/fwrisc_riscv_compliance_rv32i_I-CSRRWI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-DELAY_SLOTS-01.f
tests/fwrisc_riscv_compliance_rv32i_I-EBREAK-01.f
tests/fwrisc_riscv_compliance_rv32i_I-ECALL-01.f
tests/fwrisc_riscv_compliance_rv32i_I-ENDIANESS-01.f
tests/fwrisc_riscv_compliance_rv32i_I-FENCE.f
tests/fwrisc_riscv_compliance_rv32i_I-IO.f
tests/fwrisc_riscv_compliance_rv32i_I-JAL-01.f
tests/fwrisc_riscv_compliance_rv32i_I-JALR-01.f
tests/fwrisc_riscv_compliance_rv32i_I-LB-01.f
tests/fwrisc_riscv_compliance_rv32i_I-LBU-01.f
tests/fwrisc_riscv_compliance_rv32i_I-LH-01.f
tests/fwrisc_riscv_compliance_rv32i_I-LHU-01.f
tests/fwrisc_riscv_compliance_rv32i_I-LUI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-LW-01.f
tests/fwrisc_riscv_compliance_rv32i_I-MISALIGN_JMP-01.f
tests/fwrisc_riscv_compliance_rv32i_I-MISALIGN_LDST-01.f
tests/fwrisc_riscv_compliance_rv32i_I-NOP-01.f
tests/fwrisc_riscv_compliance_rv32i_I-OR-01.f
tests/fwrisc_riscv_compliance_rv32i_I-ORI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-RF_size-01.f
tests/fwrisc_riscv_compliance_rv32i_I-RF_width-01.f
tests/fwrisc_riscv_compliance_rv32i_I-RF_x0-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SB-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SH-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SLL-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SLLI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SLT-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SLTI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SLTIU-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SLTU-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SRA-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SRAI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SRL-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SRLI-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SUB-01.f
tests/fwrisc_riscv_compliance_rv32i_I-SW-01.f
tests/fwrisc_riscv_compliance_rv32i_I-XOR-01.f
tests/fwrisc_riscv_compliance_rv32i_I-XORI-01.f

tests/fwrisc_instr_tests_jump_j.f
tests/fwrisc_instr_tests_jump_jal.f
tests/fwrisc_instr_tests_jump_jalr.f
tests/fwrisc_instr_tests_jump_jalr_off_pos.f
tests/fwrisc_instr_tests_jump_jalr_off_neg.f
tests/fwrisc_instr_tests_ldst_lb.f
tests/fwrisc_instr_tests_ldst_lb_u.f
tests/fwrisc_instr_tests_ldst_lb_s.f
tests/fwrisc_instr_tests_ldst_lh_u.f
tests/fwrisc_instr_tests_ldst_lh_s.f
tests/fwrisc_instr_tests_ldst_lhu_s.f
tests/fwrisc_instr_tests_ldst_lw.f
tests/fwrisc_instr_tests_ldst_sw_lw.f
tests/fwrisc_instr_tests_ldst_sb_lw.f
tests/fwrisc_instr_tests_ldst_sh_lw.f
tests/fwrisc_instr_tests_lui.f
tests/fwrisc_instr_tests_system_csrr.f
tests/fwrisc_instr_tests_system_csrw.f
tests/fwrisc_instr_tests_system_csrc.f
tests/fwrisc_instr_tests_system_csrs.f
tests/fwrisc_instr_tests_system_csrsi.f
tests/fwrisc_instr_tests_system_csrw_csrr.f
tests/fwrisc_instr_tests_system_ecall.f
tests/fwrisc_instr_tests_system_eret.f
tests/fwrisc_instr_tests_exception_j.f
tests/fwrisc_instr_tests_exception_bne.f
tests/fwrisc_instr_tests_branch_beq_t_fwd.f
tests/fwrisc_instr_tests_branch_beq_t_back.f
tests/fwrisc_instr_tests_branch_beq_f_fwd.f
tests/fwrisc_instr_tests_branch_beq_f_back.f
tests/fwrisc_instr_tests_branch_bge_eq_t_pos.f
tests/fwrisc_instr_tests_branch_bge_gt_t_pos.f
tests/fwrisc_instr_tests_branch_bge_gt_t_neg.f
tests/fwrisc_instr_tests_branch_bge_eq_t_neg.f
tests/fwrisc_instr_tests_branch_blt_t_pos.f
tests/fwrisc_instr_tests_branch_blt_t_neg.f
tests/fwrisc_instr_tests_branch_bltu_t_pos.f
tests/fwrisc_instr_tests_branch_bltu_t_neg.f
tests/fwrisc_instr_tests_branch_bne_t_fwd.f
tests/fwrisc_instr_tests_branch_bne_t_back.f
tests/fwrisc_instr_tests_branch_bne_f_fwd.f
tests/fwrisc_instr_tests_branch_bne_f_back.f
tests/fwrisc_instr_tests_arith_addi.f
tests/fwrisc_instr_tests_arith_addi_neg.f
tests/fwrisc_instr_tests_arith_add.f
tests/fwrisc_instr_tests_arith_and.f
tests/fwrisc_instr_tests_arith_andi.f
tests/fwrisc_instr_tests_arith_or.f
tests/fwrisc_instr_tests_arith_ori.f
tests/fwrisc_instr_tests_arith_sll.f
tests/fwrisc_instr_tests_arith_slli.f
tests/fwrisc_instr_tests_arith_slt_t_pos.f
tests/fwrisc_instr_tests_arith_slt_t_neg.f
tests/fwrisc_instr_tests_arith_slt_f.f
tests/fwrisc_instr_tests_arith_slti_t.f
tests/fwrisc_instr_tests_arith_slti_f.f
tests/fwrisc_instr_tests_arith_sltu_t.f
tests/fwrisc_instr_tests_arith_sra.f
tests/fwrisc_instr_tests_arith_srai.f
tests/fwrisc_instr_tests_arith_srl.f
tests/fwrisc_instr_tests_arith_srli.f
tests/fwrisc_instr_tests_arith_sub.f
tests/fwrisc_instr_tests_arith_xor.f
tests/fwrisc_instr_tests_arith_xori.f


tests/fwrisc_zephyr_hello_world.f
// tests/fwrisc_zephyr_synchronization.f
// Disabled, since this is an interactive test
// tests/fwrisc_zephyr_philosophers.f


Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.