Subversion Repositories minsoc

[/] [minsoc/] [tags/] [release-0.9/] [doc/] [THESIS.txt] - Rev 133

Go to most recent revision | Compare with Previous | Blame | View Log

"I want to know how the OpenRisc processor is implemented internally. So, for example, how the simplest commands(like add, multiply) are executed inside it."

This is not the first time I see this question lately. The best you can do is check or1200 specification on or1200 page of the OpenRISC project. However, this will not explain to you how the instructions are implemented, neither does the architecture manual found under Architecture of OpenRISC project. They only give you an understanding of the design and its global picture.

To understand the implementation details, you have to read the source. You will be mostly interested in or1200_alu.v, though or1200_cpu.v and or1200_ctrl.v might be important to have the bigger picture.

However, in order to do so, you have to understand HDL very well, so please go first to the following links:

Learning HDL:
Verilog tutorial:
Coding parallelism:

Another very good tutorial but for VHDL, this will help you understand basic coding techniques in HDL:

Then you have to read the available documentation of OpenRISC:
First, architectural manual:,or1k?file=/trunk/docs/openrisc_arch.pdf
Then or1200 implementation specification:,or1k?file=/trunk/or1200/doc/openrisc1200_spec.pdf
Possibly the supplementary programmer's reference manual (specially if you want to include new instructions):,or1k?file=/trunk/or1200/doc/openrisc1200_spec.pdf

Finally you can go to the sources.

Good luck and enjoy your time,
Raul Fajardo

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.