OpenCores
URL https://opencores.org/ocsvn/mips789/mips789/trunk

Subversion Repositories mips789

[/] [mips789/] [branches/] [avendor/] [quartus2/] [mips_top.tan.summary] - Rev 51

Compare with Previous | Blame | View Log

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.491 ns
From           : key1
To             : mips_sys:isys|mips_dvc:imips_dvc|r_key1
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 6.738 ns
From           : mips_sys:isys|mips_dvc:imips_dvc|cmd_6
To             : led2
From Clock     : clk
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.639 ns
From           : rst
To             : r_rst
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'pll50:Ipll|altpll:altpll_component|_clk0'
Slack          : 0.083 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 50.21 MHz ( period = 19.917 ns )
From           : mips_sys:isys|mips_core:mips_core|rf_stage:iRF_stage|r32_reg_clr_cls:ins_reg|r32_o_23
To             : mem_array:ram_8k|ram2048x8_3:ram3|altsyncram:altsyncram_component|altsyncram_hht1:auto_generated|ram_block1a4~porta_address_reg5
From Clock     : pll50:Ipll|altpll:altpll_component|_clk0
To Clock       : pll50:Ipll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pll50:Ipll|altpll:altpll_component|_clk0'
Slack          : 0.566 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : mips_sys:isys|mips_core:mips_core|rf_stage:iRF_stage|ctl_FSM:MIAN_FSM|delay_counter_Sreg0[0]
To             : mips_sys:isys|mips_core:mips_core|rf_stage:iRF_stage|ctl_FSM:MIAN_FSM|delay_counter_Sreg0[0]
From Clock     : pll50:Ipll|altpll:altpll_component|_clk0
To Clock       : pll50:Ipll|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.