URL
https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk
Subversion Repositories mips_enhanced
[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [techmap/] [gencomp/] [tech.in.h] - Rev 2
Compare with Previous | Blame | View Log
#if defined CONFIG_SYN_INFERRED #define CONFIG_SYN_TECH inferred #elif defined CONFIG_SYN_UMC #define CONFIG_SYN_TECH umc #elif defined CONFIG_SYN_RHUMC #define CONFIG_SYN_TECH rhumc #elif defined CONFIG_SYN_ATC18 #define CONFIG_SYN_TECH atc18s #elif defined CONFIG_SYN_ATC18RHA #define CONFIG_SYN_TECH atc18rha #elif defined CONFIG_SYN_AXCEL #define CONFIG_SYN_TECH axcel #elif defined CONFIG_SYN_PROASICPLUS #define CONFIG_SYN_TECH proasic #elif defined CONFIG_SYN_ALTERA #define CONFIG_SYN_TECH altera #elif defined CONFIG_SYN_STRATIX #define CONFIG_SYN_TECH stratix1 #elif defined CONFIG_SYN_STRATIXII #define CONFIG_SYN_TECH stratix2 #elif defined CONFIG_SYN_STRATIXIII #define CONFIG_SYN_TECH stratix3 #elif defined CONFIG_SYN_CYCLONEIII #define CONFIG_SYN_TECH cyclone3 #elif defined CONFIG_SYN_EASIC90 #define CONFIG_SYN_TECH easic90 #elif defined CONFIG_SYN_IHP25 #define CONFIG_SYN_TECH ihp25 #elif defined CONFIG_SYN_IHP25RH #define CONFIG_SYN_TECH ihp25rh #elif defined CONFIG_SYN_LATTICE #define CONFIG_SYN_TECH lattice #elif defined CONFIG_SYN_ECLIPSE #define CONFIG_SYN_TECH eclipse #elif defined CONFIG_SYN_PEREGRINE #define CONFIG_SYN_TECH peregrine #elif defined CONFIG_SYN_PROASIC #define CONFIG_SYN_TECH proasic #elif defined CONFIG_SYN_PROASIC3 #define CONFIG_SYN_TECH apa3 #elif defined CONFIG_SYN_SPARTAN2 #define CONFIG_SYN_TECH virtex #elif defined CONFIG_SYN_VIRTEX #define CONFIG_SYN_TECH virtex #elif defined CONFIG_SYN_VIRTEXE #define CONFIG_SYN_TECH virtex #elif defined CONFIG_SYN_SPARTAN3 #define CONFIG_SYN_TECH spartan3 #elif defined CONFIG_SYN_SPARTAN3E #define CONFIG_SYN_TECH spartan3e #elif defined CONFIG_SYN_VIRTEX2 #define CONFIG_SYN_TECH virtex2 #elif defined CONFIG_SYN_VIRTEX4 #define CONFIG_SYN_TECH virtex4 #elif defined CONFIG_SYN_VIRTEX5 #define CONFIG_SYN_TECH virtex5 #elif defined CONFIG_SYN_RH_LIB18T #define CONFIG_SYN_TECH rhlib18t #elif defined CONFIG_SYN_UT025CRH #define CONFIG_SYN_TECH ut25 #elif defined CONFIG_SYN_TSMC90 #define CONFIG_SYN_TECH tsmc90 #elif defined CONFIG_SYN_CUSTOM1 #define CONFIG_SYN_TECH custom1 #else #error "unknown target technology" #endif #if defined CONFIG_SYN_INFER_RAM #define CFG_RAM_TECH inferred #elif defined CONFIG_MEM_UMC #define CFG_RAM_TECH umc #elif defined CONFIG_MEM_RHUMC #define CFG_RAM_TECH rhumc #elif defined CONFIG_MEM_VIRAGE #define CFG_RAM_TECH memvirage #elif defined CONFIG_MEM_ARTISAN #define CFG_RAM_TECH memartisan #elif defined CONFIG_MEM_CUSTOM1 #define CFG_RAM_TECH custom1 #elif defined CONFIG_MEM_VIRAGE90 #define CFG_RAM_TECH memvirage90 #elif defined CONFIG_MEM_INFERRED #define CFG_RAM_TECH inferred #else #define CFG_RAM_TECH CONFIG_SYN_TECH #endif #if defined CONFIG_SYN_INFER_PADS #define CFG_PAD_TECH inferred #else #define CFG_PAD_TECH CONFIG_SYN_TECH #endif #ifndef CONFIG_SYN_NO_ASYNC #define CONFIG_SYN_NO_ASYNC 0 #endif #ifndef CONFIG_SYN_SCAN #define CONFIG_SYN_SCAN 0 #endif