URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [backend/] [par/] [bin/] [Makefile] - Rev 652
Compare with Previous | Blame | View Log
# Script to do compilation in Actel's tools then PAR.# Need windows Libero for bitgen## Is easy to target to other versions of ORSoC dev board:# for old A3P1000, 25MHz board:#$ make FPGA_FAMILY=ProASIC3 FPGA_PART=A3P1000 all### Can also set following environment variables to have the correspondingly# affect the placer:# PLACE_INCREMENTAL=on# ROUTE_INCREMENTAL=on# PLACER_HIGH_EFFORT=on## So command above would look like:#$ make FPGA_FAMILY=ProASIC3 FPGA_PART=A3P1000 all PLACE_INCREMENTAL=on ROUTE_INCREMENTAL=on PLACER_HIGH_EFFORT=on## Name of the directory we're currently inCUR_DIR=$(shell pwd)# The root path of the whole projectBOARD_ROOT ?=$(CUR_DIR)/../../..include $(BOARD_ROOT)/Makefile.incVENDOR_TCL_SHELL=acttclshDESIGN_TOP_NAME=$(DESIGN_NAME)_topPROJ_ADB_FILE_NAME=$(DESIGN_NAME).adbPROJ_ADB_FILE=$(PROJ_ADB_FILE_NAME)# Required EDIF file namesEDIF_NAME=$(DESIGN_TOP_NAME).ednPROJ_EDF_FILE=$(BOARD_SYN_DIR)/out/$(EDIF_NAME)# TCL script namesTCL_SCRIPT_START=start.tclTCL_SCRIPT_COMPILE=compile.tclTCL_SCRIPT_PAR=par.tclTCL_SCRIPT_CREATE_COMPILE_PAR=create-compile-par.tclTCL_SCRIPT_CREATE_COMPILE_PAR_BITGEN=create-compile-par-bitgen.tclTCL_SCRIPT_REPORT=report.tclTCL_SCRIPT_BITGEN=bitgen.tcl# Generate these every time.PHONY: $(TCL_SCRIPT_START) $(TCL_SCRIPT_COMPILE) $(TCL_SCRIPT_PAR) $(TCL_SCRIPT_BITGEN)# TCL script generation parameters# Potentially we want more here!# All are assigned with ?= allowing them to be redfined on the command lineFPGA_FAMILY ?=ProASIC3EFPGA_PART ?=A3PE1500FPGA_PACKAGE ?=\"208 PQFP\"FPGA_VOLTAGE ?=1.5#FPGA_SPEED_GRADE ?=-2FPGA_SPEED_GRADE ?=STDFPGA_TEMP_RANGE=COM # either COM or INDFPGA_VOLT_RANGE=COM # either COM or INDCOMP_DIR ?=parcomp# Tool effort settings# Set to 'on' to enable themPLACE_INCREMENTAL ?= offROUTE_INCREMENTAL ?= offPLACER_HIGH_EFFORT ?= offPDC_FILE ?=$(DESIGN_NAME).pdcSDC_FILE ?=$(DESIGN_NAME).sdc#DEFINES_FILE_CUTOFF=$(shell grep -n "end of included module defines" $(PROJECT_VERILOG_DEFINES) | cut -d ':' -f 1)#DESIGN_DEFINES=$(shell cat $(PROJECT_VERILOG_DEFINES) | sed s://.*::g | sed s:\`:\#:g | sed 's:^[ ]*::' | awk '{print};/^\#define/{printf "_%s=%s\n",$$2,$$2}' | grep -v PERIOD | cpp -P | sed s:^_::g | sed s:=$$::g )# Rule to look at what defines are being extracted from main file#print-defines:# @echo; echo "\t### Design defines ###"; echo# @echo "\tParsing "$(PROJECT_VERILOG_DEFINES)" and exporting:"# @echo $(DESIGN_DEFINES)# Rule to print out current config of current sessionprint-config:@echo; echo "\t### PAR make configuration ###"; echo@echo "\tFPGA_FAMILY="$(FPGA_FAMILY)@echo "\tFPGA_PART="$(FPGA_PART)@echo "\tFPGA_PACKAGE="$(FPGA_PACKAGE)@echo "\tFPGA_VOLTAGE="$(FPGA_VOLTAGE)@echo "\tFPGA_SPEED_GRADE="$(FPGA_SPEED_GRADE)@echo "\tFPGA_TEMP_RANGE="$(FPGA_TEMP_RANGE)@echo "\tFPGA_VOLT_RANGE="$(FPGA_VOLT_RANGE)@echo "\tPLACE_INCREMENTAL="$(PLACE_INCREMENTAL)@echo "\tROUTE_INCREMENTAL="$(ROUTE_INCREMENTAL)@echo "\tPLACER_HIGH_EFFORT="$(PLACER_HIGH_EFFORT)@echo@echo "\tBackend pinout script:"@echo "\tBOARD_CONFIG="$(BOARD_CONFIG)TIME_CMD=time -p# Rule for everything from, potentially, synthesis up to PARall: print-config print-defines create-compile-par-bitgen# Not possible to do programming file generation under Linux# not with the free toolsbitgen: $(TCL_SCRIPT_BITGEN)$(TIME_CMD) $(VENDOR_TCL_SHELL) $<# Leave this with no pre-reqs so we can call it seperatelycreate-compile-par: sdc-file pdc-file $(PROJ_EDF_FILE) $(TCL_SCRIPT_CREATE_COMPILE_PAR)$(TIME_CMD) $(VENDOR_TCL_SHELL) $(TCL_SCRIPT_CREATE_COMPILE_PAR)create-compile-par-bitgen: sdc-file pdc-file $(PROJ_EDF_FILE) $(TCL_SCRIPT_CREATE_COMPILE_PAR_BITGEN)$(TIME_CMD) $(VENDOR_TCL_SHELL) $(TCL_SCRIPT_CREATE_COMPILE_PAR_BITGEN)par: $(TCL_SCRIPT_PAR)$(TIME_CMD) $(VENDOR_TCL_SHELL) $<compile: $(TCL_SCRIPT_COMPILE)$(TIME_CMD) $(VENDOR_TCL_SHELL) $<create: print-config print-defines sdc-file pdc-file $(PROJ_ADB_FILE)report: $(TCL_SCRIPT_REPORT)$(TIME_CMD) $(VENDOR_TCL_SHELL) $<$(PROJ_ADB_FILE): $(PROJ_EDF_FILE) $(TCL_SCRIPT_START)$(TIME_CMD) $(VENDOR_TCL_SHELL) $(TCL_SCRIPT_START)$(PROJ_EDF_FILE):$(MAKE) -C $(BOARD_SYN_DIR)/run allcreate-compile: create compileclean:rm -rf *.rpt *.log *~ *.tcl *.lok *.tmp *.dtf $(SDC_FILE) $(PDC_FILE) *.adbclean-syn:$(MAKE) -C $(BOARD_SYN_DIR)/run distcleanclean-sw:$(Q) echo; echo "\t### Cleaning simulation sw directories ###"; echo;$(MAKE) -C $(COMMON_SW_DIR)/lib distcleandistclean: clean-sw clean-syn cleanSTEP_NAME=$(shell echo $(TCL_FILE) | cut -d '.' -f 1)# Rule to create the different steps of compilation with the Actel Designer# tool.# We need to create dollar signs ($) to dereference variables in the TCL# scripts, but we also don't want make or bash thinking the variables we write# with $s on the front are for them.. so we separate them from the actual# variable name with ending and beginning the strings again, eg: $$""varname ..# Just create the project$(TCL_SCRIPT_START):TCL_FILE=$@ $(MAKE) tcl-common$(Q)echo "run_designer \"Starting new project\" \"" >> $@TCL_FILE=$@ $(MAKE) dump-actel-create-project-tcl$(Q)echo "\"">> $@$(Q)echo >> $@# Open and compile the project's netlist$(TCL_SCRIPT_COMPILE):TCL_FILE=$@ $(MAKE) tcl-common$(Q)echo "run_designer \"Compiling\" \" " >> $@$(Q)echo " open_design $$""proj_name.adb " >> $@TCL_FILE=$@ $(MAKE) dump-actel-compile-project-tcl$(Q)echo "\"">> $@# Import SDC and do place and route$(TCL_SCRIPT_PAR):TCL_FILE=$@ $(MAKE) tcl-common$(Q)echo "run_designer \"PAR\" \" " >> $@$(Q)echo " open_design $$""proj_name.adb " >> $@TCL_FILE=$@ $(MAKE) dump-actel-par-project-tcl$(Q)echo "\"">> $@# Generate programming file$(TCL_SCRIPT_BITGEN):TCL_FILE=$@ $(MAKE) tcl-common$(Q)echo "run_designer \"exporting PDB file\" \" " >> $@$(Q)echo " open_design $$""proj_name.adb " >> $@TCL_FILE=$@ $(MAKE) dump-actel-bitgen-project-tcl$(Q)echo "\"">> $@# Generate reports$(TCL_SCRIPT_REPORT):TCL_FILE=$@ $(MAKE) tcl-common$(Q)echo "run_designer \"Generating timing reports\" \" " >> $@$(Q)echo " open_design $$""proj_name.adb " >> $@TCL_FILE=$@ $(MAKE) dump-actel-report-project-tcl$(Q)echo "\"">> $@# Do project creation, compile and PAR in one single run of the tool$(TCL_SCRIPT_CREATE_COMPILE_PAR):TCL_FILE=$@ $(MAKE) tcl-common$(Q)echo "run_designer \"Create compile and PAR design project\" \" " >> $@TCL_FILE=$@ $(MAKE) dump-actel-create-project-tclTCL_FILE=$@ $(MAKE) dump-actel-compile-project-tclTCL_FILE=$@ $(MAKE) dump-actel-par-project-tcl$(Q)echo "\"">> $@$(Q)echo >> $@# Do project creation, compile and PAR in one single run of the tool$(TCL_SCRIPT_CREATE_COMPILE_PAR_BITGEN):TCL_FILE=$@ $(MAKE) tcl-common$(Q)echo "run_designer \"Create compile and PAR and generate programming file\" \" " >> $@TCL_FILE=$@ $(MAKE) dump-actel-create-project-tclTCL_FILE=$@ $(MAKE) dump-actel-compile-project-tclTCL_FILE=$@ $(MAKE) dump-actel-par-project-tclTCL_FILE=$@ $(MAKE) dump-actel-bitgen-project-tcl$(Q)echo "\"">> $@$(Q)echo >> $@# The different texts that we dump out for the different sets of command files# This is the common header, setting variables in the TCL filetcl-common:$(Q)rm -f $(TCL_FILE);$(Q)echo; echo "\tGenerating "$(TCL_FILE); echo$(Q)echo "set compile_directory "$(COMP_DIR) >> $(TCL_FILE)$(Q)echo "set proj_name "$(DESIGN_NAME) >> $(TCL_FILE)$(Q)echo "set top_name "$(DESIGN_TOP_NAME) >> $(TCL_FILE)$(Q)echo "set family "$(FPGA_FAMILY) >> $(TCL_FILE)$(Q)echo "set part "$(FPGA_PART) >> $(TCL_FILE)$(Q)echo "set package "$(FPGA_PACKAGE) >> $(TCL_FILE)$(Q)echo "set pdc_filename "$(PDC_FILE) >> $(TCL_FILE)$(Q)echo "set sdc_filename "$(SDC_FILE) >> $(TCL_FILE)$(Q)echo >> $(TCL_FILE)$(Q)echo " proc run_designer {message script} {" >> $(TCL_FILE)$(Q)echo " puts \"Designer: $$""message\"" >> $(TCL_FILE)$(Q)echo " set f [open designer.tcl w]" >> $(TCL_FILE)$(Q)echo " puts $$""f $$""script" >> $(TCL_FILE)$(Q)echo " close $$""f " >> $(TCL_FILE)$(Q)echo " puts [exec designer SCRIPT:designer.tcl LOGFILE:"$(STEP_NAME)".log]" >> $(TCL_FILE)$(Q)echo "}" >> $(TCL_FILE)$(Q)echo >> $(TCL_FILE)# TCL commands to create and setup a new project in Designerdump-actel-create-project-tcl:$(Q)echo " new_design " \\ >> $(TCL_FILE)$(Q)echo " -name $$""proj_name " \\ >> $(TCL_FILE)$(Q)echo " -family $$""family " \\ >> $(TCL_FILE)$(Q)echo " -path ." >> $(TCL_FILE)$(Q)echo " set_device " \\ >> $(TCL_FILE)$(Q)echo " -die $$""part " \\ >> $(TCL_FILE)$(Q)echo " -package \\\"$$""package\\\" " \\ >> $(TCL_FILE)$(Q)echo " -speed "$(FPGA_SPEED_GRADE)" " \\ >> $(TCL_FILE)$(Q)echo " -voltage "$(FPGA_VOLTAGE)" " \\ >> $(TCL_FILE)$(Q)echo " -iostd LVTTL " \\ >> $(TCL_FILE)$(Q)echo " -jtag yes " \\ >> $(TCL_FILE)$(Q)echo " -probe yes " \\ >> $(TCL_FILE)$(Q)echo " -trst yes " \\ >> $(TCL_FILE)$(Q)echo " -temprange "$(FPGA_TEMP_RANGE)" " \\ >> $(TCL_FILE)$(Q)echo " -voltrange "$(FPGA_VOLT_RANGE)" " >> $(TCL_FILE)$(Q)echo " import_source " \\ >> $(TCL_FILE)$(Q)echo " -format edif " \\ >> $(TCL_FILE)$(Q)echo " -edif_flavor GENERIC "$(PROJ_EDF_FILE)" "\\ >> $(TCL_FILE)$(Q)echo " -format pdc " \\ >> $(TCL_FILE)$(Q)echo " -abort_on_error yes $$""pdc_filename " \\ >> $(TCL_FILE)$(Q)echo " -merge_physical yes " \\ >> $(TCL_FILE)$(Q)echo " -merge_timing yes " >> $(TCL_FILE)$(Q)echo " save_design $$""proj_name.adb " >> $(TCL_FILE)# TCL commands to compile a project in Designerdump-actel-compile-project-tcl:$(Q)echo " compile " \\ >> $(TCL_FILE)$(Q)echo " -pdc_abort_on_error on " \\ >> $(TCL_FILE)$(Q)echo " -pdc_eco_display_unmatched_objects off " \\ >> $(TCL_FILE)$(Q)echo " -pdc_eco_max_warnings 10000 " \\ >> $(TCL_FILE)$(Q)echo " -demote_globals off " \\ >> $(TCL_FILE)$(Q)echo " -demote_globals_max_fanout 12 " \\ >> $(TCL_FILE)$(Q)echo " -promote_globals off " \\ >> $(TCL_FILE)$(Q)echo " -promote_globals_min_fanout 200 " \\ >> $(TCL_FILE)$(Q)echo " -promote_globals_max_limit 0 " \\ >> $(TCL_FILE)$(Q)echo " -localclock_max_shared_instances 12 " \\ >> $(TCL_FILE)$(Q)echo " -localclock_buffer_tree_max_fanout 12 " \\ >> $(TCL_FILE)$(Q)echo " -combine_register off " \\ >> $(TCL_FILE)$(Q)echo " -delete_buffer_tree off " \\ >> $(TCL_FILE)$(Q)echo " -delete_buffer_tree_max_fanout 12 " \\ >> $(TCL_FILE)$(Q)echo " -report_high_fanout_nets_limit 10 " >> $(TCL_FILE)$(Q)echo " save_design $$""proj_name.adb " >> $(TCL_FILE)# TCL commands to ipmort SDC and do PAR on projectdump-actel-par-project-tcl:$(Q)echo " import_aux " \\ >> $(TCL_FILE)$(Q)echo " -format sdc $$""sdc_filename " >> $(TCL_FILE)$(Q)echo " layout " \\ >> $(TCL_FILE)$(Q)echo " -timing_driven " \\ >> $(TCL_FILE)$(Q)echo " -run_placer on " \\ >> $(TCL_FILE)$(Q)echo " -place_incremental "$(PLACE_INCREMENTAL) \\ >> $(TCL_FILE)$(Q)echo " -run_router on " \\ >> $(TCL_FILE)$(Q)echo " -route_incremental "$(ROUTE_INCREMENTAL) \\ >> $(TCL_FILE)$(Q)echo " -placer_high_effort "$(PLACER_HIGH_EFFORT) >> $(TCL_FILE)$(Q)echo " save_design $$""proj_name.adb " >> $(TCL_FILE)# TCL commands to generate programming file (PDB) from projectdump-actel-bitgen-project-tcl:$(Q)echo " export " \\ >> $(TCL_FILE)$(Q)echo " -format pdb " \\ >> $(TCL_FILE)$(Q)echo " -feature prog_fpga " \\ >> $(TCL_FILE)$(Q)echo " $$""proj_name.pdb " >> $(TCL_FILE)$(Q)echo " save_design $$""proj_name.adb " >> $(TCL_FILE)# TCL commands to generate timing reports of projectdump-actel-report-project-tcl:$(Q)echo " report " \\ >> $(TCL_FILE)$(Q)echo " -type timer " \\ >> $(TCL_FILE)$(Q)echo " -analysis max " \\ >> $(TCL_FILE)$(Q)echo " -print_summary yes " \\ >> $(TCL_FILE)$(Q)echo " -use_slack_threshold no " \\ >> $(TCL_FILE)$(Q)echo " -print_paths yes " \\ >> $(TCL_FILE)$(Q)echo " -max_paths 5 " \\ >> $(TCL_FILE)$(Q)echo " -max_expanded_paths 1 " \\ >> $(TCL_FILE)$(Q)echo " -include_user_sets no " \\ >> $(TCL_FILE)$(Q)echo " -include_pin_to_pin yes " \\ >> $(TCL_FILE)$(Q)echo " -select_clock_domains no " \\ >> $(TCL_FILE)$(Q)echo " "$(DESIGN_NAME)"-timing.rpt " >> $(TCL_FILE)$(Q)echo " report " \\ >> $(TCL_FILE)$(Q)echo " -type timing_violations " \\ >> $(TCL_FILE)$(Q)echo " -analysis max " \\ >> $(TCL_FILE)$(Q)echo " -use_slack_threshold no " \\ >> $(TCL_FILE)$(Q)echo " -limit_max_paths yes " \\ >> $(TCL_FILE)$(Q)echo " -max_paths 100 " \\ >> $(TCL_FILE)$(Q)echo " -max_expanded_paths 0 " \\ >> $(TCL_FILE)$(Q)echo " "$(DESIGN_NAME)"-timviol.rpt " >> $(TCL_FILE)$(Q)echo " report " \\ >> $(TCL_FILE)$(Q)echo " -type timing_violations " \\ >> $(TCL_FILE)$(Q)echo " -analysis min " \\ >> $(TCL_FILE)$(Q)echo " -use_slack_threshold no " \\ >> $(TCL_FILE)$(Q)echo " -limit_max_paths yes " \\ >> $(TCL_FILE)$(Q)echo " -max_paths 100 " \\ >> $(TCL_FILE)$(Q)echo " -max_expanded_paths 0 " \\ >> $(TCL_FILE)$(Q)echo " "$(DESIGN_NAME)"-timmindly.rpt " >> $(TCL_FILE)sdc-file:$(Q)for define in $(DESIGN_DEFINES); do export $$define=1; done; \$(MAKE) $(SDC_FILE)## Constraint script generation#ETH_CLK_PERIOD_NS ?= 8.0000 # 125 MHzETH_CLK_PERIOD_HALF_NS ?= 4.0000 # 125 MHzSDRAM_OUT_DELAY ?=1.5SDRAM_IN_DELAY ?=0.8# Whittle away at the defines until we have only the Wishbone frequency (MHz) integerWB_FREQ_MHZ ?=$(shell echo $(DESIGN_DEFINES) | tr " " "\n" | grep BOARD | grep _WB | tr "_" "\n" | grep WB | cut -d 'B' -f 2)XTAL_FREQ_MHZ ?=$(shell echo $(DESIGN_DEFINES) | tr " " "\n" | grep BOARD | grep _XTAL | tr "_" "\n" | grep XTAL | cut -d 'L' -f 2)ifeq ($(XTAL_FREQ_MHZ), 64)SYS_CLK_PERIOD_NS ?= 15.625 # 64 MHz# These are for board clock with 64 MHz XTALifeq ($(WB_FREQ_MHZ), 16)WB_SDC_GENCLK_DIVIDE_BY ?=144WB_SDC_GENCLK_MULTIPLY_BY ?=36endififeq ($(WB_FREQ_MHZ), 18)WB_SDC_GENCLK_DIVIDE_BY ?=128WB_SDC_GENCLK_MULTIPLY_BY ?=36endififeq ($(WB_FREQ_MHZ), 20)WB_SDC_GENCLK_DIVIDE_BY ?=144WB_SDC_GENCLK_MULTIPLY_BY ?=45endifendif # ifeq ($(XTAL_FREQ_MHZ), 64)ifeq ($(XTAL_FREQ_MHZ), 25)SYS_CLK_PERIOD_NS ?= 40.00 # 25 MHz# These are for board with 25 MHz XTALifeq ($(WB_FREQ_MHZ), 20)WB_SDC_GENCLK_DIVIDE_BY ?=125WB_SDC_GENCLK_MULTIPLY_BY ?=100endififeq ($(WB_FREQ_MHZ), 24)WB_SDC_GENCLK_DIVIDE_BY ?=125WB_SDC_GENCLK_MULTIPLY_BY ?=120endifendif # ifeq ($(XTAL_FREQ_MHZ), 25)print-freq:$(Q)echo "XTAL Freq: "$(XTAL_FREQ_MHZ)"MHz"$(Q)echo "sys_clk_pad_i period: "$(SYS_CLK_PERIOD_NS)"ns"$(Q)echo "Multiply XTAL by "$(WB_SDC_GENCLK_MULTIPLY_BY)" and divide by "$(WB_SDC_GENCLK_DIVIDE_BY)" to get WB frequency"$(Q)echo "WB Freq: "$(WB_FREQ_MHZ)"MHz"## Timing (SDC)#$(SDC_FILE):$(Q)echo; echo "\t### Generating SDC file ###"; echo$(Q)rm -f $@$(Q) echo "set sdc_version 1.7" >> $@$(Q) echo "######## Clock Constraints ########" >> $@$(Q) echo "create_clock -name { sys_clk_pad_i } -period "$(SYS_CLK_PERIOD_NS)" { sys_clk_pad_i } " >> $@$(Q)if [ ! -z $$JTAG_DEBUG ]; then \echo "create_clock -name { tck_pad_i } -period 50.000 { tck_pad_i } " >> $@; \fi$(Q)if [ ! -z $$ETH_CLK ]; then \echo "create_clock -name { eth_clk_pad_i } -period "$(ETH_CLK_PERIOD_NS)" { eth_clk_pad_i } " >> $@; \fi$(Q)if [ ! -z $$SMII0 ]; then \echo "create_clock -name { smii0/smii_if0/mtx_clk_gen:Q } -period 40.000 { smii0/smii_if0/mtx_clk_gen:Q } " >> $@; \echo "create_clock -name { smii0/smii_if0/mrx_clk_gen:Q } -period 40.000 { smii0/smii_if0/mrx_clk_gen:Q } " >> $@; \echo "set_output_delay -max 3.000 -clock { eth_clk_pad_i } [get_ports { eth0_smii_sync_pad_o eth0_smii_tx_pad_o }] " >> $@; \echo "set_output_delay -min -1.500 -clock { eth_clk_pad_i } [get_ports { eth0_smii_sync_pad_o eth0_smii_tx_pad_o }] " >> $@; \fi$(Q) echo "######## Specify Asynchronous paths between domains ########" >> $@$(Q) echo "set_false_path -from [ get_clocks { clkgen0/pll0/Core:GLA }] -to [ get_clocks { clkgen0/pll0/Core:GLB }]" >> $@$(Q) echo "set_false_path -from [ get_clocks { clkgen0/pll0/Core:GLB }] -to [ get_clocks { clkgen0/pll0/Core:GLA }]" >> $@$(Q) echo "######## Input Delay Constraints ########" >> $@$(Q) echo "set_input_delay -max "$(SDRAM_IN_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_dq_pad_io[*] }" >> $@$(Q) echo "######## Output Delay Constraints ########" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_dq_pad_io[*] }" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_ras_pad_o }" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_cas_pad_o }" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_we_pad_o }" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_a_pad_o[*] }" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_ba_pad_o[*] }" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_cke_pad_o }" >> $@$(Q) echo "set_output_delay -max "$(SDRAM_OUT_DELAY)" -clock { clkgen0/pll0/Core:GLA } { sdram_dqm_pad_o[*] }" >> $@$(Q)echo >> $@# $(Q) echo "######## Generated Clock Constraints ########" >> $@# $(Q) echo "create_generated_clock -name { clkgen0/pll0/Core:GLA } -divide_by 36 -multiply_by 36 -source { clkgen0/pll0/Core:CLKA } { clkgen0/pll0/Core:GLA } " >> $@# $(Q) echo "create_generated_clock -name { clkgen0/pll0/Core:GLB } -divide_by "$(WB_SDC_GENCLK_DIVIDE_BY)" -multiply_by "$(WB_SDC_GENCLK_MULTIPLY_BY)" -source { clkgen0/pll0/Core:CLKA } { clkgen0/pll0/Core:GLB } " >> $@## Physical design constraints## Pin settings, based on CPU boardPDC_MKPINS_PATH ?=../binPDC_MKPINASSIGNS_PATH ?=../bin# Default board configBOARD_CONFIG ?= orsoccpuexpio.mkpinassignsinclude $(PDC_MKPINASSIGNS_PATH)/$(BOARD_CONFIG)# PDC file generation - depending on Verilog defines file, we generate right PDCpdc-file:$(Q)for define in $(DESIGN_DEFINES); do export $$define=1; done; \$(MAKE) $(PDC_FILE)# To do - somehow figure out the top-level signals in the design, and then# auto-generate this rule....?!$(PDC_FILE): $(PROJECT_VERILOG_DEFINES)$(Q)echo; echo "\t### Generating PDC file ###"; echo$(Q)touch $@$(Q)echo "#" >> $@$(Q)echo "# IO banks setting" >> $@$(Q)echo "#" >> $@$(Q)echo "" >> $@$(Q)if [ \"$(FPGA_FAMILY)\" = \"ProASIC3E\" ]; then \echo "set_iobank Bank7 -vcci 3.30 -fixed no" >> $@; \echo "set_iobank Bank6 -vcci 3.30 -fixed no" >> $@; \echo "set_iobank Bank5 -vcci 3.30 -fixed no" >> $@; \echo "set_iobank Bank4 -vcci 3.30 -fixed no" >> $@; \fi$(Q)echo "set_iobank Bank3 -vcci 3.30 -fixed no" >> $@$(Q)echo "set_iobank Bank2 -vcci 3.30 -fixed no" >> $@$(Q)echo "set_iobank Bank1 -vcci 3.30 -fixed no" >> $@$(Q)echo "set_iobank Bank0 -vcci 3.30 -fixed no" >> $@$(Q)echo "" >> $@$(Q)echo "#" >> $@$(Q)echo "# I/O constraints" >> $@$(Q)echo "#" >> $@$(Q)echo "" >> $@$(Q)echo "set_io rst_n_pad_i "$(RST_BUS_SETTING) " -pinname "$(RST_PIN) >> $@$(Q)echo "set_io sys_clk_pad_i "$(CLK_BUS_SETTING) " -pinname "$(CLK_PIN) >> $@$(Q)if [ ! -z $$JTAG_DEBUG ]; then \echo "set_io tck_pad_i "$(JTAG_DBG_SETTINGS)" -pinname "$(JTAG_DBG_TCK_PIN) >>$@; \echo "set_io tdi_pad_i "$(JTAG_DBG_SETTINGS)" -pinname "$(JTAG_DBG_TDI_PIN) >>$@; \echo "set_io tdo_pad_o "$(JTAG_DBG_SETTINGS)" -pinname "$(JTAG_DBG_TDO_PIN) >>$@; \echo "set_io tms_pad_i "$(JTAG_DBG_SETTINGS)" -pinname "$(JTAG_DBG_TMS_PIN) >>$@; \fi$(Q)if [ ! -z $$GPIO0 ]; then \echo "set_io gpio0_io\\[0\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO0_PIN) >> $@; \echo "set_io gpio0_io\\[1\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO1_PIN) >> $@; \echo "set_io gpio0_io\\[2\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO2_PIN) >> $@; \echo "set_io gpio0_io\\[3\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO3_PIN) >> $@; \echo "set_io gpio0_io\\[4\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO4_PIN) >> $@; \echo "set_io gpio0_io\\[5\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO5_PIN) >> $@; \echo "set_io gpio0_io\\[6\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO6_PIN) >> $@; \echo "set_io gpio0_io\\[7\\] " $(GPIO_BUS_SETTINGS) " -pinname "$(GPIO7_PIN) >> $@; \fi$(Q)if [ ! -z $$I2C0 ]; then \echo "set_io i2c0_scl_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_0_SCL_PIN) >> $@; \echo "set_io i2c0_sda_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_0_SDA_PIN) >> $@; \fi$(Q)if [ ! -z $$I2C1 ]; then \echo "set_io i2c1_scl_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_1_SCL_PIN) >> $@; \echo "set_io i2c1_sda_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_1_SDA_PIN) >> $@; \fi$(Q)if [ ! -z $$I2C2 ]; then \echo "set_io i2c2_scl_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_2_SCL_PIN) >> $@; \echo "set_io i2c2_sda_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_2_SDA_PIN) >> $@; \fi$(Q)if [ ! -z $$I2C3 ]; then \echo "set_io i2c3_scl_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_3_SCL_PIN) >> $@; \echo "set_io i2c3_sda_io " $(I2C_BUS_SETTINGS) " -pinname "$(I2C_3_SDA_PIN) >> $@; \fi$(Q)if [ ! -z $$VERSATILE_SDRAM ]; then \echo "set_io sdram_a_pad_o\\[0\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A0_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[1\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A1_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[2\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A2_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[3\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A3_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[4\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A4_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[5\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A5_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[6\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A6_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[7\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A7_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[8\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A8_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[9\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A9_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[10\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A10_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[11\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A11_PIN) >> $@; \echo "set_io sdram_a_pad_o\\[12\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A12_PIN) >> $@; \echo "set_io sdram_ba_pad_o\\[0\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A13_PIN) >> $@; \echo "set_io sdram_ba_pad_o\\[1\\] "$(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_A14_PIN) >> $@; \echo "set_io sdram_ras_pad_o " $(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_RAS_PIN) >> $@; \echo "set_io sdram_cas_pad_o " $(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_CAS_PIN) >> $@; \echo "set_io sdram_we_pad_o " $(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_WE_PIN) >> $@; \echo "set_io sdram_cke_pad_o " $(SDRAM_CTRL_BUS_SETTINGS_NO_REG)" -pinname "$(SDRAM_CKE_PIN) >> $@; \echo "set_io sdram_cs_n_pad_o" $(SDRAM_CTRL_BUS_SETTINGS_NO_REG)" -pinname "$(SDRAM_CS_PIN) >> $@; \echo "set_io sdram_dqm_pad_o\\[0\\] " $(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_DQM0_PIN) >> $@; \echo "set_io sdram_dqm_pad_o\\[1\\] " $(SDRAM_CTRL_BUS_SETTINGS)" -pinname "$(SDRAM_DQM1_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[0\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ0_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[1\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ1_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[2\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ2_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[3\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ3_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[4\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ4_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[5\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ5_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[6\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ6_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[7\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ7_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[8\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ8_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[9\\] " $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ9_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[10\\]" $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ10_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[11\\]" $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ11_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[12\\]" $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ12_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[13\\]" $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ13_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[14\\]" $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ14_PIN) >> $@; \echo "set_io sdram_dq_pad_io\\[15\\]" $(SDRAM_DATA_BUS_SETTINGS)" -pinname "$(SDRAM_DQ15_PIN) >> $@; \fi$(Q)if [ ! -z $$SPI0 ]; then \echo "set_io spi0_miso_i "$(SPI_BUS_SETTINGS)" -pinname "$(SPI0_MISO_PIN) >> $@; \echo "set_io spi0_mosi_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI0_MOSI_PIN) >> $@; \echo "set_io spi0_sck_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI0_SCK_PIN) >> $@; \echo "set_io spi0_hold_n_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI0_HOLD_N_PIN) >> $@; \echo "set_io spi0_w_n_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI0_W_N_PIN) >> $@; \fi$(Q)if [ ! -z $$SPI0_SLAVE_SELECTS ]; then \echo "set_io spi0_ss_o\\[0\\] "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI0_SS0_PIN) >> $@; \fi$(Q)if [ ! -z $$SPI1 ]; then \echo "set_io spi1_miso_i "$(SPI_BUS_SETTINGS)" -pinname "$(SPI1_MISO_PIN) >> $@; \echo "set_io spi1_mosi_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI1_MOSI_PIN) >> $@; \echo "set_io spi1_sck_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI1_SCK_PIN) >> $@; \if [ ! -z $$SPI1_SLAVE_SELECTS ]; then \echo "set_io spi1_ss_o\\[0\\] "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI1_SS0_PIN) >> $@; \fi; \fi$(Q)if [ ! -z $$SPI2 ]; then \echo "set_io spi2_miso_i "$(SPI_BUS_SETTINGS)" -pinname "$(SPI2_MISO_PIN) >> $@; \echo "set_io spi2_mosi_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI2_MOSI_PIN) >> $@; \echo "set_io spi2_sck_o "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI2_SCK_PIN) >> $@; \if [ ! -z $$SPI2_SLAVE_SELECTS ]; then \echo "set_io spi2_ss_o\\[0\\] "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI2_SS0_PIN) >> $@; \fi; \fi$(Q)if [ ! -z $$SPW0 ]; then \echo "set_io spw0_rx_d "$(SPW_RX_BUS_SETTINGS)" -pinname "$(SPW0_RX_D_PIN) >> $@; \echo "set_io spw0_rx_s "$(SPW_RX_BUS_SETTINGS)" -pinname "$(SPW0_RX_S_PIN) >> $@; \echo "set_io spw0_tx_d "$(SPW_TX_BUS_SETTINGS)" -pinname "$(SPW0_TX_D_PIN) >> $@; \echo "set_io spw0_tx_s "$(SPW_TX_BUS_SETTINGS)" -pinname "$(SPW0_TX_S_PIN) >> $@; \fi$(Q)if [ ! -z $$UART0 ]; then \echo "set_io uart0_srx_pad_i "$(UART_RX_BUS_SETTINGS)" -pinname "$(UART0_RX_PIN) >> $@; \echo "set_io uart0_stx_pad_o "$(UART_TX_BUS_SETTINGS)" -pinname "$(UART0_TX_PIN) >> $@; \fi$(Q)if [ ! -z $$UART1 ]; then \echo "set_io uart1_srx_pad_i "$(UART_RX_BUS_SETTINGS)" -pinname "$(UART1_RX_PIN) >> $@; \echo "set_io uart1_stx_pad_o "$(UART_TX_BUS_SETTINGS)" -pinname "$(UART1_TX_PIN) >> $@; \if [ ! -z $$UART1_PPS ]; then \echo "set_io uart1_pps_pad_i "$(UART_RX_BUS_SETTINGS)" -pinname "$(UART1_PPS_PIN) >> $@; \fi; \fi$(Q)if [ ! -z $$UART2 ]; then \echo "set_io uart2_srx_pad_i "$(UART_RX_BUS_SETTINGS)" -pinname "$(UART2_RX_PIN) >> $@; \echo "set_io uart2_stx_pad_o "$(UART_TX_BUS_SETTINGS)" -pinname "$(UART2_TX_PIN) >> $@; \if [ ! -z $$UART2_PPS ]; then \echo "set_io uart2_pps_pad_i "$(UART_RX_BUS_SETTINGS)" -pinname "$(UART2_PPS_PIN) >> $@; \fi; \fi$(Q)if [ ! -z $$USB0 ]; then \echo "set_io usb0fullspeed_pad_o "$(USB_TX_BUS_SETTINGS)" -pinname "$(USB0_FULLSPEED) >> $@; \echo "set_io usb0ctrl_pad_o "$(USB_TX_BUS_SETTINGS)" -pinname "$(USB0_WIRECTRLOUT) >> $@; \echo "set_io usb0dat_pad_i\\[0\\] "$(USB_RX_DATA_SETTINGS)" -pinname "$(USB0_DATAIN0) >> $@; \echo "set_io usb0dat_pad_i\\[1\\] "$(USB_RX_DATA_SETTINGS)" -pinname "$(USB0_DATAIN1) >> $@; \echo "set_io usb0dat_pad_o\\[0\\] "$(USB_TX_DATA_SETTINGS)" -pinname "$(USB0_DATAOUT0) >> $@; \echo "set_io usb0dat_pad_o\\[1\\] "$(USB_TX_DATA_SETTINGS)" -pinname "$(USB0_DATAOUT1) >> $@; \fi$(Q)if [ ! -z $$USB1 ]; then \echo "set_io usb1fullspeed_pad_o "$(USB_TX_BUS_SETTINGS)" -pinname "$(USB1_FULLSPEED) >> $@; \echo "set_io usb1ctrl_pad_o "$(USB_TX_BUS_SETTINGS)" -pinname "$(USB1_WIRECTRLOUT) >> $@; \echo "set_io usb1dat_pad_i\\[0\\] "$(USB_RX_DATA_SETTINGS)" -pinname "$(USB1_DATAIN0) >> $@; \echo "set_io usb1dat_pad_i\\[1\\] "$(USB_RX_DATA_SETTINGS)" -pinname "$(USB1_DATAIN1) >> $@; \echo "set_io usb1dat_pad_o\\[0\\] "$(USB_TX_DATA_SETTINGS)" -pinname "$(USB1_DATAOUT0) >> $@; \echo "set_io usb1dat_pad_o\\[1\\] "$(USB_TX_DATA_SETTINGS)" -pinname "$(USB1_DATAOUT1) >> $@; \fi$(Q)if [ ! -z $$ETH_CLK ]; then \echo "set_io eth_clk_pad_i "$(ETHERNET_BUS_SETTINGS)" -REGISTER No -pinname "$(ETH_CLK_PIN) >> $@; \fi$(Q)if [ ! -z $$ETH0 ]; then \echo "set_io eth0_md_pad_io "$(ETHERNET_BUS_SETTINGS)" -pinname "$(ETH0_MDIO_PIN) >> $@; \echo "set_io eth0_mdc_pad_o "$(ETHERNET_BUS_SETTINGS)" "$(ETHERNET_OUT_BUS_SETTINGS)" -pinname "$(ETH0_MDC_PIN) >> $@; \echo "set_io eth0_smii_rx_pad_i "$(ETHERNET_BUS_SETTINGS)" -REGISTER Yes -pinname "$(ETH0_SMII_RX_PIN) >> $@; \echo "set_io eth0_smii_sync_pad_o "$(ETHERNET_BUS_SETTINGS)" "$(ETHERNET_OUT_REG_BUS_SETTINGS)" -pinname "$(ETH0_SMII_SYNC_PIN) >> $@; \echo "set_io eth0_smii_tx_pad_o "$(ETHERNET_BUS_SETTINGS)" "$(ETHERNET_OUT_REG_BUS_SETTINGS)" -pinname "$(ETH0_SMII_TX_PIN) >> $@; \if [ ! -z $$ETH0_PHY_RST ]; then \echo "set_io eth0_rst_n_o "$(RST_BUS_SETTING)" -pinname "$(ETH0_PHY_RSTN_PIN) >> $@; \fi; \fi# Optimised away as it is not used: echo "set_io sdc_card_detect_pad_i " $(SDC_BUS_IN_SETTINGS) " -pinname "$(SDC_CARD_DETECT_PIN) >> $@;$(Q)if [ ! -z $$SDC_CONTROLLER ]; then \echo "set_io sdc_cmd_pad_io " $(SDC_BUS_IO_SETTINGS) " -pinname "$(SDC_CMD_PIN) >> $@; \echo "set_io sdc_dat_pad_io\\[0\\] " $(SDC_BUS_IO_SETTINGS) " -pinname "$(SDC_DAT0_PIN) >> $@; \echo "set_io sdc_dat_pad_io\\[1\\] " $(SDC_BUS_IO_SETTINGS) " -pinname "$(SDC_DAT1_PIN) >> $@; \echo "set_io sdc_dat_pad_io\\[2\\] " $(SDC_BUS_IO_SETTINGS) " -pinname "$(SDC_DAT2_PIN) >> $@; \echo "set_io sdc_dat_pad_io\\[3\\] " $(SDC_BUS_IO_SETTINGS) " -pinname "$(SDC_DAT3_PIN) >> $@; \echo "set_io sdc_clk_pad_o " $(SDC_BUS_OUT_SETTINGS) " -pinname "$(SDC_CLK_PIN) >> $@; \fi$(Q)echo "" >> $@# Removed due to SPI slave selects numbering only 1# echo "set_io spi1_ss_o\\[1\\] "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI1_SS1_PIN) >> $@;# echo "set_io spi1_ss_o\\[2\\] "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI1_SS2_PIN) >> $@; \# echo "set_io spi2_ss_o\\[1\\] "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI2_SS1_PIN) >> $@; \# echo "set_io spi2_ss_o\\[2\\] "$(SPI_BUS_SETTINGS)" "$(SPI_BUS_OUT_SETTINGS)" -pinname "$(SPI2_SS2_PIN) >> $@; \