OpenCores
URL https://opencores.org/ocsvn/pci32tlite_oc/pci32tlite_oc/trunk

Subversion Repositories pci32tlite_oc

[/] [pci32tlite_oc/] [trunk/] [pci32tlite_oc.ipfpga] - Rev 10

Compare with Previous | Blame | View Log

# Project: pci32tlite_oc
# Description: Compilation resource file.

[PROJECT]
pci32tlite_oc
[END]

[IP_LIST]
[END]

[IP_SIM_LIST]
[END]

[PROJECT_LIBRARY]
onalib
[END]

[PROJECT_SOURCES]
rtl/onalib.vhd onalib
rtl/pcidec.vhd
rtl/pciwbsequ.vhd
rtl/pciregs.vhd
rtl/pcidmux.vhd
rtl/pcipargen.vhd
rtl/pci32tlite.vhd
[END]

[TB_SOURCES]
[END]

[MODELSIM]
vhdl_options -2008 -explicit
[END]

[MSIM]
[END]

[GHDL]
# --std=08 --std=93c
ghdl_options --ieee=standard --std=08 --warn-no-attribute --warn-no-shared --warn-no-hide -fexplicit -fsynopsys \
-frelaxed -frelaxed-rules --no-vital-checks --warn-binding --mb-comments --warn-no-pure
[END]

[DIR_STRUCT]
# Set directories relative to project directory
sim_dir sim/
[END]

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.